err.no Git - linux-2.6/blob - include/asm-sparc64/cpudata.h

   1 /* cpudata.h: Per-cpu parameters.
   2  *
   3  * Copyright (C) 2003, 2005, 2006 David S. Miller (davem@davemloft.net)
   4  */
   5
   6 #ifndef _SPARC64_CPUDATA_H
   7 #define _SPARC64_CPUDATA_H
   8
   9 #include <asm/hypervisor.h>
  10
  11 #ifndef __ASSEMBLY__
  12
  13 #include <linux/percpu.h>
  14 #include <linux/threads.h>
  15
  16 typedef struct {
  17         /* Dcache line 1 */
  18         unsigned int    __softirq_pending; /* must be 1st, see rtrap.S */
  19         unsigned int    multiplier;
  20         unsigned int    counter;
  21         unsigned int    idle_volume;
  22         unsigned long   clock_tick;     /* %tick's per second */
  23         unsigned long   udelay_val;
  24
  25         /* Dcache line 2, rarely used */
  26         unsigned int    dcache_size;
  27         unsigned int    dcache_line_size;
  28         unsigned int    icache_size;
  29         unsigned int    icache_line_size;
  30         unsigned int    ecache_size;
  31         unsigned int    ecache_line_size;
  32         unsigned int    __pad3;
  33         unsigned int    __pad4;
  34 } cpuinfo_sparc;
  35
  36 DECLARE_PER_CPU(cpuinfo_sparc, __cpu_data);
  37 #define cpu_data(__cpu)         per_cpu(__cpu_data, (__cpu))
  38 #define local_cpu_data()        __get_cpu_var(__cpu_data)
  39
  40 /* Trap handling code needs to get at a few critical values upon
  41  * trap entry and to process TSB misses.  These cannot be in the
  42  * per_cpu() area as we really need to lock them into the TLB and
  43  * thus make them part of the main kernel image.  As a result we
  44  * try to make this as small as possible.
  45  *
  46  * This is padded out and aligned to 64-bytes to avoid false sharing
  47  * on SMP.
  48  */
  49
  50 /* If you modify the size of this structure, please update
  51  * TRAP_BLOCK_SZ_SHIFT below.
  52  */
  53 struct thread_info;
  54 struct trap_per_cpu {
  55 /* D-cache line 1 */
  56         struct thread_info      *thread;
  57         unsigned long           pgd_paddr;
  58         unsigned long           __pad1[2];
  59
  60 /* D-cache line 2 */
  61         unsigned long           __pad2[4];
  62
  63 /* Dcache lines 3 and 4 */
  64         struct hv_fault_status  fault_info;
  65 } __attribute__((aligned(64)));
  66 extern struct trap_per_cpu trap_block[NR_CPUS];
  67 extern void init_cur_cpu_trap(void);
  68 extern void setup_tba(void);
  69
  70 #ifdef CONFIG_SMP
  71 struct cpuid_patch_entry {
  72         unsigned int    addr;
  73         unsigned int    cheetah_safari[4];
  74         unsigned int    cheetah_jbus[4];
  75         unsigned int    starfire[4];
  76         unsigned int    sun4v[4];
  77 };
  78 extern struct cpuid_patch_entry __cpuid_patch, __cpuid_patch_end;
  79 #endif
  80
  81 struct sun4v_1insn_patch_entry {
  82         unsigned int    addr;
  83         unsigned int    insn;
  84 };
  85 extern struct sun4v_1insn_patch_entry __sun4v_1insn_patch,
  86         __sun4v_1insn_patch_end;
  87
  88 struct sun4v_2insn_patch_entry {
  89         unsigned int    addr;
  90         unsigned int    insns[2];
  91 };
  92 extern struct sun4v_2insn_patch_entry __sun4v_2insn_patch,
  93         __sun4v_2insn_patch_end;
  94
  95 #endif /* !(__ASSEMBLY__) */
  96
  97 #define TRAP_PER_CPU_THREAD     0x00
  98 #define TRAP_PER_CPU_PGD_PADDR  0x08
  99 #define TRAP_PER_CPU_FAULT_INFO 0x20
 100
 101 #define TRAP_BLOCK_SZ_SHIFT     7
 102
 103 #include <asm/scratchpad.h>
 104
 105 #ifdef CONFIG_SMP
 106
 107 #define __GET_CPUID(REG)                                \
 108         /* Spitfire implementation (default). */        \
 109 661:    ldxa            [%g0] ASI_UPA_CONFIG, REG;      \
 110         srlx            REG, 17, REG;                   \
 111          and            REG, 0x1f, REG;                 \
 112         nop;                                            \
 113         .section        .cpuid_patch, "ax";             \
 114         /* Instruction location. */                     \
 115         .word           661b;                           \
 116         /* Cheetah Safari implementation. */            \
 117         ldxa            [%g0] ASI_SAFARI_CONFIG, REG;   \
 118         srlx            REG, 17, REG;                   \
 119         and             REG, 0x3ff, REG;                \
 120         nop;                                            \
 121         /* Cheetah JBUS implementation. */              \
 122         ldxa            [%g0] ASI_JBUS_CONFIG, REG;     \
 123         srlx            REG, 17, REG;                   \
 124         and             REG, 0x1f, REG;                 \
 125         nop;                                            \
 126         /* Starfire implementation. */                  \
 127         sethi           %hi(0x1fff40000d0 >> 9), REG;   \
 128         sllx            REG, 9, REG;                    \
 129         or              REG, 0xd0, REG;                 \
 130         lduwa           [REG] ASI_PHYS_BYPASS_EC_E, REG;\
 131         /* sun4v implementation. */                     \
 132         mov             SCRATCHPAD_CPUID, REG;          \
 133         nop;                                            \
 134         ldxa            [REG] ASI_SCRATCHPAD, REG;      \
 135         nop;                                            \
 136         .previous;
 137
 138 /* Clobbers TMP, current address space PGD phys address into DEST.  */
 139 #define TRAP_LOAD_PGD_PHYS(DEST, TMP)           \
 140         __GET_CPUID(TMP)                        \
 141         sethi   %hi(trap_block), DEST;          \
 142         sllx    TMP, TRAP_BLOCK_SZ_SHIFT, TMP;  \
 143         or      DEST, %lo(trap_block), DEST;    \
 144         add     DEST, TMP, DEST;                \
 145         ldx     [DEST + TRAP_PER_CPU_PGD_PADDR], DEST;
 146
 147 /* Clobbers TMP, loads local processor's IRQ work area into DEST.  */
 148 #define TRAP_LOAD_IRQ_WORK(DEST, TMP)           \
 149         __GET_CPUID(TMP)                        \
 150         sethi   %hi(__irq_work), DEST;          \
 151         sllx    TMP, 6, TMP;                    \
 152         or      DEST, %lo(__irq_work), DEST;    \
 153         add     DEST, TMP, DEST;
 154
 155 /* Clobbers TMP, loads DEST with current thread info pointer.  */
 156 #define TRAP_LOAD_THREAD_REG(DEST, TMP)         \
 157         __GET_CPUID(TMP)                        \
 158         sethi   %hi(trap_block), DEST;          \
 159         sllx    TMP, TRAP_BLOCK_SZ_SHIFT, TMP;  \
 160         or      DEST, %lo(trap_block), DEST;    \
 161         ldx     [DEST + TMP], DEST;
 162
 163 /* Given the current thread info pointer in THR, load the per-cpu
 164  * area base of the current processor into DEST.  REG1, REG2, and REG3 are
 165  * clobbered.
 166  *
 167  * You absolutely cannot use DEST as a temporary in this code.  The
 168  * reason is that traps can happen during execution, and return from
 169  * trap will load the fully resolved DEST per-cpu base.  This can corrupt
 170  * the calculations done by the macro mid-stream.
 171  */
 172 #define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3)  \
 173         ldub    [THR + TI_CPU], REG1;                   \
 174         sethi   %hi(__per_cpu_shift), REG3;             \
 175         sethi   %hi(__per_cpu_base), REG2;              \
 176         ldx     [REG3 + %lo(__per_cpu_shift)], REG3;    \
 177         ldx     [REG2 + %lo(__per_cpu_base)], REG2;     \
 178         sllx    REG1, REG3, REG3;                       \
 179         add     REG3, REG2, DEST;
 180
 181 #else
 182
 183 /* Uniprocessor versions, we know the cpuid is zero.  */
 184 #define TRAP_LOAD_PGD_PHYS(DEST, TMP)           \
 185         sethi   %hi(trap_block), DEST;          \
 186         or      DEST, %lo(trap_block), DEST;    \
 187         ldx     [DEST + TRAP_PER_CPU_PGD_PADDR], DEST;
 188
 189 #define TRAP_LOAD_IRQ_WORK(DEST, TMP)           \
 190         sethi   %hi(__irq_work), DEST;          \
 191         or      DEST, %lo(__irq_work), DEST;
 192
 193 #define TRAP_LOAD_THREAD_REG(DEST, TMP)         \
 194         sethi   %hi(trap_block), DEST;          \
 195         ldx     [DEST + %lo(trap_block)], DEST;
 196
 197 /* No per-cpu areas on uniprocessor, so no need to load DEST.  */
 198 #define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3)
 199
 200 #endif /* !(CONFIG_SMP) */
 201
 202 #endif /* _SPARC64_CPUDATA_H */