2 * Copyright (C) 2003 - 2008 NetXen, Inc.
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
20 * The full GNU General Public License is included in this distribution
21 * in the file called LICENSE.
23 * Contact Information:
26 * 3965 Freedom Circle, Fourth floor,
27 * Santa Clara, CA 95054
31 #include "netxen_nic_hw.h"
32 #include "netxen_nic.h"
33 #include "netxen_nic_phan_reg.h"
35 #define NXHAL_VERSION 1
38 netxen_api_lock(struct netxen_adapter *adapter)
40 u32 done = 0, timeout = 0;
43 /* Acquire PCIE HW semaphore5 */
44 netxen_nic_read_w0(adapter,
45 NETXEN_PCIE_REG(PCIE_SEM5_LOCK), &done);
50 if (++timeout >= NX_OS_CRB_RETRY_COUNT) {
51 printk(KERN_ERR "%s: lock timeout.\n", __func__);
59 netxen_nic_write_w1(adapter,
60 NETXEN_API_LOCK_ID, NX_OS_API_LOCK_DRIVER);
66 netxen_api_unlock(struct netxen_adapter *adapter)
70 /* Release PCIE HW semaphore5 */
71 netxen_nic_read_w0(adapter,
72 NETXEN_PCIE_REG(PCIE_SEM5_UNLOCK), &val);
77 netxen_poll_rsp(struct netxen_adapter *adapter)
79 u32 raw_rsp, rsp = NX_CDRP_RSP_OK;
83 /* give atleast 1ms for firmware to respond */
86 if (++timeout > NX_OS_CRB_RETRY_COUNT)
87 return NX_CDRP_RSP_TIMEOUT;
89 netxen_nic_read_w1(adapter, NX_CDRP_CRB_OFFSET,
92 rsp = le32_to_cpu(raw_rsp);
93 } while (!NX_CDRP_IS_RSP(rsp));
99 netxen_issue_cmd(struct netxen_adapter *adapter,
100 u32 pci_fn, u32 version, u32 arg1, u32 arg2, u32 arg3, u32 cmd)
104 u32 rcode = NX_RCODE_SUCCESS;
106 signature = NX_CDRP_SIGNATURE_MAKE(pci_fn, version);
108 /* Acquire semaphore before accessing CRB */
109 if (netxen_api_lock(adapter))
110 return NX_RCODE_TIMEOUT;
112 netxen_nic_write_w1(adapter, NX_SIGN_CRB_OFFSET,
113 cpu_to_le32(signature));
115 netxen_nic_write_w1(adapter, NX_ARG1_CRB_OFFSET,
118 netxen_nic_write_w1(adapter, NX_ARG2_CRB_OFFSET,
121 netxen_nic_write_w1(adapter, NX_ARG3_CRB_OFFSET,
124 netxen_nic_write_w1(adapter, NX_CDRP_CRB_OFFSET,
125 cpu_to_le32(NX_CDRP_FORM_CMD(cmd)));
127 rsp = netxen_poll_rsp(adapter);
129 if (rsp == NX_CDRP_RSP_TIMEOUT) {
130 printk(KERN_ERR "%s: card response timeout.\n",
131 netxen_nic_driver_name);
133 rcode = NX_RCODE_TIMEOUT;
134 } else if (rsp == NX_CDRP_RSP_FAIL) {
135 netxen_nic_read_w1(adapter, NX_ARG1_CRB_OFFSET, &rcode);
136 rcode = le32_to_cpu(rcode);
138 printk(KERN_ERR "%s: failed card response code:0x%x\n",
139 netxen_nic_driver_name, rcode);
142 /* Release semaphore */
143 netxen_api_unlock(adapter);
149 nx_fw_cmd_set_mtu(struct netxen_adapter *adapter, u32 mtu)
151 u32 rcode = NX_RCODE_SUCCESS;
152 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx[0];
154 if (recv_ctx->state == NX_HOST_CTX_STATE_ACTIVE)
155 rcode = netxen_issue_cmd(adapter,
156 adapter->ahw.pci_func,
158 recv_ctx->context_id,
161 NX_CDRP_CMD_SET_MTU);
167 nx_fw_cmd_create_rx_ctx(struct netxen_adapter *adapter)
170 nx_hostrq_rx_ctx_t *prq;
171 nx_cardrsp_rx_ctx_t *prsp;
172 nx_hostrq_rds_ring_t *prq_rds;
173 nx_hostrq_sds_ring_t *prq_sds;
174 nx_cardrsp_rds_ring_t *prsp_rds;
175 nx_cardrsp_sds_ring_t *prsp_sds;
176 struct nx_host_rds_ring *rds_ring;
178 dma_addr_t hostrq_phys_addr, cardrsp_phys_addr;
181 int i, nrds_rings, nsds_rings;
182 size_t rq_size, rsp_size;
187 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx[0];
189 /* only one sds ring for now */
190 nrds_rings = adapter->max_rds_rings;
194 SIZEOF_HOSTRQ_RX(nx_hostrq_rx_ctx_t, nrds_rings, nsds_rings);
196 SIZEOF_CARDRSP_RX(nx_cardrsp_rx_ctx_t, nrds_rings, nsds_rings);
198 addr = pci_alloc_consistent(adapter->pdev,
199 rq_size, &hostrq_phys_addr);
202 prq = (nx_hostrq_rx_ctx_t *)addr;
204 addr = pci_alloc_consistent(adapter->pdev,
205 rsp_size, &cardrsp_phys_addr);
210 prsp = (nx_cardrsp_rx_ctx_t *)addr;
212 prq->host_rsp_dma_addr = cpu_to_le64(cardrsp_phys_addr);
214 cap = (NX_CAP0_LEGACY_CONTEXT | NX_CAP0_LEGACY_MN);
215 cap |= (NX_CAP0_JUMBO_CONTIGUOUS | NX_CAP0_LRO_CONTIGUOUS);
217 prq->capabilities[0] = cpu_to_le32(cap);
218 prq->host_int_crb_mode =
219 cpu_to_le32(NX_HOST_INT_CRB_MODE_SHARED);
220 prq->host_rds_crb_mode =
221 cpu_to_le32(NX_HOST_RDS_CRB_MODE_UNIQUE);
223 prq->num_rds_rings = cpu_to_le16(nrds_rings);
224 prq->num_sds_rings = cpu_to_le16(nsds_rings);
225 prq->rds_ring_offset = 0;
226 prq->sds_ring_offset = prq->rds_ring_offset +
227 (sizeof(nx_hostrq_rds_ring_t) * nrds_rings);
229 prq_rds = (nx_hostrq_rds_ring_t *)(prq->data + prq->rds_ring_offset);
231 for (i = 0; i < nrds_rings; i++) {
233 rds_ring = &recv_ctx->rds_rings[i];
235 prq_rds[i].host_phys_addr = cpu_to_le64(rds_ring->phys_addr);
236 prq_rds[i].ring_size = cpu_to_le32(rds_ring->max_rx_desc_count);
237 prq_rds[i].ring_kind = cpu_to_le32(i);
238 prq_rds[i].buff_size = cpu_to_le64(rds_ring->dma_size);
241 prq_sds = (nx_hostrq_sds_ring_t *)(prq->data + prq->sds_ring_offset);
243 prq_sds[0].host_phys_addr =
244 cpu_to_le64(recv_ctx->rcv_status_desc_phys_addr);
245 prq_sds[0].ring_size = cpu_to_le32(adapter->max_rx_desc_count);
246 /* only one msix vector for now */
247 prq_sds[0].msi_index = cpu_to_le32(0);
249 /* now byteswap offsets */
250 prq->rds_ring_offset = cpu_to_le32(prq->rds_ring_offset);
251 prq->sds_ring_offset = cpu_to_le32(prq->sds_ring_offset);
253 phys_addr = hostrq_phys_addr;
254 err = netxen_issue_cmd(adapter,
255 adapter->ahw.pci_func,
257 (u32)(phys_addr >> 32),
258 (u32)(phys_addr & 0xffffffff),
260 NX_CDRP_CMD_CREATE_RX_CTX);
263 "Failed to create rx ctx in firmware%d\n", err);
268 prsp_rds = ((nx_cardrsp_rds_ring_t *)
269 &prsp->data[prsp->rds_ring_offset]);
271 for (i = 0; i < le32_to_cpu(prsp->num_rds_rings); i++) {
272 rds_ring = &recv_ctx->rds_rings[i];
274 reg = le32_to_cpu(prsp_rds[i].host_producer_crb);
275 rds_ring->crb_rcv_producer = NETXEN_NIC_REG(reg - 0x200);
278 prsp_sds = ((nx_cardrsp_sds_ring_t *)
279 &prsp->data[prsp->sds_ring_offset]);
280 reg = le32_to_cpu(prsp_sds[0].host_consumer_crb);
281 recv_ctx->crb_sts_consumer = NETXEN_NIC_REG(reg - 0x200);
283 reg = le32_to_cpu(prsp_sds[0].interrupt_crb);
284 adapter->crb_intr_mask = NETXEN_NIC_REG(reg - 0x200);
286 recv_ctx->state = le32_to_cpu(prsp->host_ctx_state);
287 recv_ctx->context_id = le16_to_cpu(prsp->context_id);
288 recv_ctx->virt_port = le16_to_cpu(prsp->virt_port);
291 pci_free_consistent(adapter->pdev, rsp_size, prsp, cardrsp_phys_addr);
293 pci_free_consistent(adapter->pdev, rq_size, prq, hostrq_phys_addr);
298 nx_fw_cmd_destroy_rx_ctx(struct netxen_adapter *adapter)
300 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx[0];
302 if (netxen_issue_cmd(adapter,
303 adapter->ahw.pci_func,
305 recv_ctx->context_id,
306 NX_DESTROY_CTX_RESET,
308 NX_CDRP_CMD_DESTROY_RX_CTX)) {
311 "%s: Failed to destroy rx ctx in firmware\n",
312 netxen_nic_driver_name);
317 nx_fw_cmd_create_tx_ctx(struct netxen_adapter *adapter)
319 nx_hostrq_tx_ctx_t *prq;
320 nx_hostrq_cds_ring_t *prq_cds;
321 nx_cardrsp_tx_ctx_t *prsp;
322 void *rq_addr, *rsp_addr;
323 size_t rq_size, rsp_size;
326 u64 offset, phys_addr;
327 dma_addr_t rq_phys_addr, rsp_phys_addr;
329 rq_size = SIZEOF_HOSTRQ_TX(nx_hostrq_tx_ctx_t);
330 rq_addr = pci_alloc_consistent(adapter->pdev,
331 rq_size, &rq_phys_addr);
335 rsp_size = SIZEOF_CARDRSP_TX(nx_cardrsp_tx_ctx_t);
336 rsp_addr = pci_alloc_consistent(adapter->pdev,
337 rsp_size, &rsp_phys_addr);
343 memset(rq_addr, 0, rq_size);
344 prq = (nx_hostrq_tx_ctx_t *)rq_addr;
346 memset(rsp_addr, 0, rsp_size);
347 prsp = (nx_cardrsp_tx_ctx_t *)rsp_addr;
349 prq->host_rsp_dma_addr = cpu_to_le64(rsp_phys_addr);
351 temp = (NX_CAP0_LEGACY_CONTEXT | NX_CAP0_LEGACY_MN | NX_CAP0_LSO);
352 prq->capabilities[0] = cpu_to_le32(temp);
354 prq->host_int_crb_mode =
355 cpu_to_le32(NX_HOST_INT_CRB_MODE_SHARED);
357 prq->interrupt_ctl = 0;
360 prq->dummy_dma_addr = cpu_to_le64(adapter->dummy_dma.phys_addr);
362 offset = adapter->ctx_desc_phys_addr+sizeof(struct netxen_ring_ctx);
363 prq->cmd_cons_dma_addr = cpu_to_le64(offset);
365 prq_cds = &prq->cds_ring;
367 prq_cds->host_phys_addr =
368 cpu_to_le64(adapter->ahw.cmd_desc_phys_addr);
370 prq_cds->ring_size = cpu_to_le32(adapter->max_tx_desc_count);
372 phys_addr = rq_phys_addr;
373 err = netxen_issue_cmd(adapter,
374 adapter->ahw.pci_func,
376 (u32)(phys_addr >> 32),
377 ((u32)phys_addr & 0xffffffff),
379 NX_CDRP_CMD_CREATE_TX_CTX);
381 if (err == NX_RCODE_SUCCESS) {
382 temp = le32_to_cpu(prsp->cds_ring.host_producer_crb);
383 adapter->crb_addr_cmd_producer =
384 NETXEN_NIC_REG(temp - 0x200);
387 le32_to_cpu(prsp->host_ctx_state);
389 adapter->tx_context_id =
390 le16_to_cpu(prsp->context_id);
393 "Failed to create tx ctx in firmware%d\n", err);
397 pci_free_consistent(adapter->pdev, rsp_size, rsp_addr, rsp_phys_addr);
400 pci_free_consistent(adapter->pdev, rq_size, rq_addr, rq_phys_addr);
406 nx_fw_cmd_destroy_tx_ctx(struct netxen_adapter *adapter)
408 if (netxen_issue_cmd(adapter,
409 adapter->ahw.pci_func,
411 adapter->tx_context_id,
412 NX_DESTROY_CTX_RESET,
414 NX_CDRP_CMD_DESTROY_TX_CTX)) {
417 "%s: Failed to destroy tx ctx in firmware\n",
418 netxen_nic_driver_name);
422 static u64 ctx_addr_sig_regs[][3] = {
423 {NETXEN_NIC_REG(0x188), NETXEN_NIC_REG(0x18c), NETXEN_NIC_REG(0x1c0)},
424 {NETXEN_NIC_REG(0x190), NETXEN_NIC_REG(0x194), NETXEN_NIC_REG(0x1c4)},
425 {NETXEN_NIC_REG(0x198), NETXEN_NIC_REG(0x19c), NETXEN_NIC_REG(0x1c8)},
426 {NETXEN_NIC_REG(0x1a0), NETXEN_NIC_REG(0x1a4), NETXEN_NIC_REG(0x1cc)}
429 #define CRB_CTX_ADDR_REG_LO(FUNC_ID) (ctx_addr_sig_regs[FUNC_ID][0])
430 #define CRB_CTX_ADDR_REG_HI(FUNC_ID) (ctx_addr_sig_regs[FUNC_ID][2])
431 #define CRB_CTX_SIGNATURE_REG(FUNC_ID) (ctx_addr_sig_regs[FUNC_ID][1])
433 #define lower32(x) ((u32)((x) & 0xffffffff))
434 #define upper32(x) ((u32)(((u64)(x) >> 32) & 0xffffffff))
436 static struct netxen_recv_crb recv_crb_registers[] = {
439 /* crb_rcv_producer: */
441 NETXEN_NIC_REG(0x100),
443 NETXEN_NIC_REG(0x110),
445 NETXEN_NIC_REG(0x120)
447 /* crb_sts_consumer: */
448 NETXEN_NIC_REG(0x138),
452 /* crb_rcv_producer: */
454 NETXEN_NIC_REG(0x144),
456 NETXEN_NIC_REG(0x154),
458 NETXEN_NIC_REG(0x164)
460 /* crb_sts_consumer: */
461 NETXEN_NIC_REG(0x17c),
465 /* crb_rcv_producer: */
467 NETXEN_NIC_REG(0x1d8),
469 NETXEN_NIC_REG(0x1f8),
471 NETXEN_NIC_REG(0x208)
473 /* crb_sts_consumer: */
474 NETXEN_NIC_REG(0x220),
478 /* crb_rcv_producer: */
480 NETXEN_NIC_REG(0x22c),
482 NETXEN_NIC_REG(0x23c),
484 NETXEN_NIC_REG(0x24c)
486 /* crb_sts_consumer: */
487 NETXEN_NIC_REG(0x264),
492 netxen_init_old_ctx(struct netxen_adapter *adapter)
494 struct netxen_recv_context *recv_ctx;
495 struct nx_host_rds_ring *rds_ring;
497 int func_id = adapter->portnum;
499 adapter->ctx_desc->cmd_ring_addr =
500 cpu_to_le64(adapter->ahw.cmd_desc_phys_addr);
501 adapter->ctx_desc->cmd_ring_size =
502 cpu_to_le32(adapter->max_tx_desc_count);
504 for (ctx = 0; ctx < MAX_RCV_CTX; ++ctx) {
505 recv_ctx = &adapter->recv_ctx[ctx];
507 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
508 rds_ring = &recv_ctx->rds_rings[ring];
510 adapter->ctx_desc->rcv_ctx[ring].rcv_ring_addr =
511 cpu_to_le64(rds_ring->phys_addr);
512 adapter->ctx_desc->rcv_ctx[ring].rcv_ring_size =
513 cpu_to_le32(rds_ring->max_rx_desc_count);
515 adapter->ctx_desc->sts_ring_addr =
516 cpu_to_le64(recv_ctx->rcv_status_desc_phys_addr);
517 adapter->ctx_desc->sts_ring_size =
518 cpu_to_le32(adapter->max_rx_desc_count);
521 adapter->pci_write_normalize(adapter, CRB_CTX_ADDR_REG_LO(func_id),
522 lower32(adapter->ctx_desc_phys_addr));
523 adapter->pci_write_normalize(adapter, CRB_CTX_ADDR_REG_HI(func_id),
524 upper32(adapter->ctx_desc_phys_addr));
525 adapter->pci_write_normalize(adapter, CRB_CTX_SIGNATURE_REG(func_id),
526 NETXEN_CTX_SIGNATURE | func_id);
530 static uint32_t sw_int_mask[4] = {
531 CRB_SW_INT_MASK_0, CRB_SW_INT_MASK_1,
532 CRB_SW_INT_MASK_2, CRB_SW_INT_MASK_3
535 int netxen_alloc_hw_resources(struct netxen_adapter *adapter)
537 struct netxen_hardware_context *hw = &adapter->ahw;
542 struct netxen_recv_context *recv_ctx;
543 struct nx_host_rds_ring *rds_ring;
545 err = netxen_receive_peg_ready(adapter);
547 printk(KERN_ERR "Rcv Peg initialization not complete:%x.\n",
552 addr = pci_alloc_consistent(adapter->pdev,
553 sizeof(struct netxen_ring_ctx) + sizeof(uint32_t),
554 &adapter->ctx_desc_phys_addr);
557 DPRINTK(ERR, "failed to allocate hw context\n");
560 memset(addr, 0, sizeof(struct netxen_ring_ctx));
561 adapter->ctx_desc = (struct netxen_ring_ctx *)addr;
562 adapter->ctx_desc->ctx_id = cpu_to_le32(adapter->portnum);
563 adapter->ctx_desc->cmd_consumer_offset =
564 cpu_to_le64(adapter->ctx_desc_phys_addr +
565 sizeof(struct netxen_ring_ctx));
566 adapter->cmd_consumer =
567 (__le32 *)(((char *)addr) + sizeof(struct netxen_ring_ctx));
570 addr = pci_alloc_consistent(adapter->pdev,
571 sizeof(struct cmd_desc_type0) *
572 adapter->max_tx_desc_count,
573 &hw->cmd_desc_phys_addr);
576 printk(KERN_ERR "%s failed to allocate tx desc ring\n",
577 netxen_nic_driver_name);
581 hw->cmd_desc_head = (struct cmd_desc_type0 *)addr;
583 for (ctx = 0; ctx < MAX_RCV_CTX; ++ctx) {
584 recv_ctx = &adapter->recv_ctx[ctx];
586 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
588 rds_ring = &recv_ctx->rds_rings[ring];
589 addr = pci_alloc_consistent(adapter->pdev,
591 &rds_ring->phys_addr);
593 printk(KERN_ERR "%s failed to allocate rx "
595 netxen_nic_driver_name, ring);
599 rds_ring->desc_head = (struct rcv_desc *)addr;
601 if (adapter->fw_major < 4)
602 rds_ring->crb_rcv_producer =
603 recv_crb_registers[adapter->portnum].
604 crb_rcv_producer[ring];
607 /* status desc ring */
608 addr = pci_alloc_consistent(adapter->pdev,
609 STATUS_DESC_RINGSIZE,
610 &recv_ctx->rcv_status_desc_phys_addr);
612 printk(KERN_ERR "%s failed to allocate sts desc ring\n",
613 netxen_nic_driver_name);
617 recv_ctx->rcv_status_desc_head = (struct status_desc *)addr;
619 if (adapter->fw_major < 4)
620 recv_ctx->crb_sts_consumer =
621 recv_crb_registers[adapter->portnum].
625 if (adapter->fw_major >= 4) {
626 adapter->intr_scheme = INTR_SCHEME_PERPORT;
627 adapter->msi_mode = MSI_MODE_MULTIFUNC;
629 err = nx_fw_cmd_create_rx_ctx(adapter);
632 err = nx_fw_cmd_create_tx_ctx(adapter);
637 adapter->intr_scheme = adapter->pci_read_normalize(adapter,
638 CRB_NIC_CAPABILITIES_FW);
639 adapter->msi_mode = adapter->pci_read_normalize(adapter,
640 CRB_NIC_MSI_MODE_FW);
641 adapter->crb_intr_mask = sw_int_mask[adapter->portnum];
643 err = netxen_init_old_ctx(adapter);
645 netxen_free_hw_resources(adapter);
654 netxen_free_hw_resources(adapter);
658 void netxen_free_hw_resources(struct netxen_adapter *adapter)
660 struct netxen_recv_context *recv_ctx;
661 struct nx_host_rds_ring *rds_ring;
664 if (adapter->fw_major >= 4) {
665 nx_fw_cmd_destroy_tx_ctx(adapter);
666 nx_fw_cmd_destroy_rx_ctx(adapter);
669 if (adapter->ctx_desc != NULL) {
670 pci_free_consistent(adapter->pdev,
671 sizeof(struct netxen_ring_ctx) +
674 adapter->ctx_desc_phys_addr);
675 adapter->ctx_desc = NULL;
678 if (adapter->ahw.cmd_desc_head != NULL) {
679 pci_free_consistent(adapter->pdev,
680 sizeof(struct cmd_desc_type0) *
681 adapter->max_tx_desc_count,
682 adapter->ahw.cmd_desc_head,
683 adapter->ahw.cmd_desc_phys_addr);
684 adapter->ahw.cmd_desc_head = NULL;
687 for (ctx = 0; ctx < MAX_RCV_CTX; ++ctx) {
688 recv_ctx = &adapter->recv_ctx[ctx];
689 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
690 rds_ring = &recv_ctx->rds_rings[ring];
692 if (rds_ring->desc_head != NULL) {
693 pci_free_consistent(adapter->pdev,
696 rds_ring->phys_addr);
697 rds_ring->desc_head = NULL;
701 if (recv_ctx->rcv_status_desc_head != NULL) {
702 pci_free_consistent(adapter->pdev,
703 STATUS_DESC_RINGSIZE,
704 recv_ctx->rcv_status_desc_head,
705 recv_ctx->rcv_status_desc_phys_addr);
706 recv_ctx->rcv_status_desc_head = NULL;