err.no Git - linux-2.6/blob - drivers/mmc/host/sdhci.c

   1 /*
   2  *  linux/drivers/mmc/sdhci.c - Secure Digital Host Controller Interface driver
   3  *
   4  *  Copyright (C) 2005-2007 Pierre Ossman, All Rights Reserved.
   5  *
   6  * This program is free software; you can redistribute it and/or modify
   7  * it under the terms of the GNU General Public License as published by
   8  * the Free Software Foundation; either version 2 of the License, or (at
   9  * your option) any later version.
  10  */
  11
  12 #include <linux/delay.h>
  13 #include <linux/highmem.h>
  14 #include <linux/pci.h>
  15 #include <linux/dma-mapping.h>
  16
  17 #include <linux/mmc/host.h>
  18
  19 #include <asm/scatterlist.h>
  20
  21 #include "sdhci.h"
  22
  23 #define DRIVER_NAME "sdhci"
  24
  25 #define DBG(f, x...) \
  26         pr_debug(DRIVER_NAME " [%s()]: " f, __func__,## x)
  27
  28 static unsigned int debug_nodma = 0;
  29 static unsigned int debug_forcedma = 0;
  30 static unsigned int debug_quirks = 0;
  31
  32 #define SDHCI_QUIRK_CLOCK_BEFORE_RESET                  (1<<0)
  33 #define SDHCI_QUIRK_FORCE_DMA                           (1<<1)
  34 /* Controller doesn't like some resets when there is no card inserted. */
  35 #define SDHCI_QUIRK_NO_CARD_NO_RESET                    (1<<2)
  36 #define SDHCI_QUIRK_SINGLE_POWER_WRITE                  (1<<3)
  37
  38 static const struct pci_device_id pci_ids[] __devinitdata = {
  39         {
  40                 .vendor         = PCI_VENDOR_ID_RICOH,
  41                 .device         = PCI_DEVICE_ID_RICOH_R5C822,
  42                 .subvendor      = PCI_VENDOR_ID_IBM,
  43                 .subdevice      = PCI_ANY_ID,
  44                 .driver_data    = SDHCI_QUIRK_CLOCK_BEFORE_RESET |
  45                                   SDHCI_QUIRK_FORCE_DMA,
  46         },
  47
  48         {
  49                 .vendor         = PCI_VENDOR_ID_RICOH,
  50                 .device         = PCI_DEVICE_ID_RICOH_R5C822,
  51                 .subvendor      = PCI_ANY_ID,
  52                 .subdevice      = PCI_ANY_ID,
  53                 .driver_data    = SDHCI_QUIRK_FORCE_DMA |
  54                                   SDHCI_QUIRK_NO_CARD_NO_RESET,
  55         },
  56
  57         {
  58                 .vendor         = PCI_VENDOR_ID_TI,
  59                 .device         = PCI_DEVICE_ID_TI_XX21_XX11_SD,
  60                 .subvendor      = PCI_ANY_ID,
  61                 .subdevice      = PCI_ANY_ID,
  62                 .driver_data    = SDHCI_QUIRK_FORCE_DMA,
  63         },
  64
  65         {
  66                 .vendor         = PCI_VENDOR_ID_ENE,
  67                 .device         = PCI_DEVICE_ID_ENE_CB712_SD,
  68                 .subvendor      = PCI_ANY_ID,
  69                 .subdevice      = PCI_ANY_ID,
  70                 .driver_data    = SDHCI_QUIRK_SINGLE_POWER_WRITE,
  71         },
  72
  73         {       /* Generic SD host controller */
  74                 PCI_DEVICE_CLASS((PCI_CLASS_SYSTEM_SDHCI << 8), 0xFFFF00)
  75         },
  76
  77         { /* end: all zeroes */ },
  78 };
  79
  80 MODULE_DEVICE_TABLE(pci, pci_ids);
  81
  82 static void sdhci_prepare_data(struct sdhci_host *, struct mmc_data *);
  83 static void sdhci_finish_data(struct sdhci_host *);
  84
  85 static void sdhci_send_command(struct sdhci_host *, struct mmc_command *);
  86 static void sdhci_finish_command(struct sdhci_host *);
  87
  88 static void sdhci_dumpregs(struct sdhci_host *host)
  89 {
  90         printk(KERN_DEBUG DRIVER_NAME ": ============== REGISTER DUMP ==============\n");
  91
  92         printk(KERN_DEBUG DRIVER_NAME ": Sys addr: 0x%08x | Version:  0x%08x\n",
  93                 readl(host->ioaddr + SDHCI_DMA_ADDRESS),
  94                 readw(host->ioaddr + SDHCI_HOST_VERSION));
  95         printk(KERN_DEBUG DRIVER_NAME ": Blk size: 0x%08x | Blk cnt:  0x%08x\n",
  96                 readw(host->ioaddr + SDHCI_BLOCK_SIZE),
  97                 readw(host->ioaddr + SDHCI_BLOCK_COUNT));
  98         printk(KERN_DEBUG DRIVER_NAME ": Argument: 0x%08x | Trn mode: 0x%08x\n",
  99                 readl(host->ioaddr + SDHCI_ARGUMENT),
 100                 readw(host->ioaddr + SDHCI_TRANSFER_MODE));
 101         printk(KERN_DEBUG DRIVER_NAME ": Present:  0x%08x | Host ctl: 0x%08x\n",
 102                 readl(host->ioaddr + SDHCI_PRESENT_STATE),
 103                 readb(host->ioaddr + SDHCI_HOST_CONTROL));
 104         printk(KERN_DEBUG DRIVER_NAME ": Power:    0x%08x | Blk gap:  0x%08x\n",
 105                 readb(host->ioaddr + SDHCI_POWER_CONTROL),
 106                 readb(host->ioaddr + SDHCI_BLOCK_GAP_CONTROL));
 107         printk(KERN_DEBUG DRIVER_NAME ": Wake-up:  0x%08x | Clock:    0x%08x\n",
 108                 readb(host->ioaddr + SDHCI_WALK_UP_CONTROL),
 109                 readw(host->ioaddr + SDHCI_CLOCK_CONTROL));
 110         printk(KERN_DEBUG DRIVER_NAME ": Timeout:  0x%08x | Int stat: 0x%08x\n",
 111                 readb(host->ioaddr + SDHCI_TIMEOUT_CONTROL),
 112                 readl(host->ioaddr + SDHCI_INT_STATUS));
 113         printk(KERN_DEBUG DRIVER_NAME ": Int enab: 0x%08x | Sig enab: 0x%08x\n",
 114                 readl(host->ioaddr + SDHCI_INT_ENABLE),
 115                 readl(host->ioaddr + SDHCI_SIGNAL_ENABLE));
 116         printk(KERN_DEBUG DRIVER_NAME ": AC12 err: 0x%08x | Slot int: 0x%08x\n",
 117                 readw(host->ioaddr + SDHCI_ACMD12_ERR),
 118                 readw(host->ioaddr + SDHCI_SLOT_INT_STATUS));
 119         printk(KERN_DEBUG DRIVER_NAME ": Caps:     0x%08x | Max curr: 0x%08x\n",
 120                 readl(host->ioaddr + SDHCI_CAPABILITIES),
 121                 readl(host->ioaddr + SDHCI_MAX_CURRENT));
 122
 123         printk(KERN_DEBUG DRIVER_NAME ": ===========================================\n");
 124 }
 125
 126 /*****************************************************************************\
 127  *                                                                           *
 128  * Low level functions                                                       *
 129  *                                                                           *
 130 \*****************************************************************************/
 131
 132 static void sdhci_reset(struct sdhci_host *host, u8 mask)
 133 {
 134         unsigned long timeout;
 135
 136         if (host->chip->quirks & SDHCI_QUIRK_NO_CARD_NO_RESET) {
 137                 if (!(readl(host->ioaddr + SDHCI_PRESENT_STATE) &
 138                         SDHCI_CARD_PRESENT))
 139                         return;
 140         }
 141
 142         writeb(mask, host->ioaddr + SDHCI_SOFTWARE_RESET);
 143
 144         if (mask & SDHCI_RESET_ALL)
 145                 host->clock = 0;
 146
 147         /* Wait max 100 ms */
 148         timeout = 100;
 149
 150         /* hw clears the bit when it's done */
 151         while (readb(host->ioaddr + SDHCI_SOFTWARE_RESET) & mask) {
 152                 if (timeout == 0) {
 153                         printk(KERN_ERR "%s: Reset 0x%x never completed.\n",
 154                                 mmc_hostname(host->mmc), (int)mask);
 155                         sdhci_dumpregs(host);
 156                         return;
 157                 }
 158                 timeout--;
 159                 mdelay(1);
 160         }
 161 }
 162
 163 static void sdhci_init(struct sdhci_host *host)
 164 {
 165         u32 intmask;
 166
 167         sdhci_reset(host, SDHCI_RESET_ALL);
 168
 169         intmask = SDHCI_INT_BUS_POWER | SDHCI_INT_DATA_END_BIT |
 170                 SDHCI_INT_DATA_CRC | SDHCI_INT_DATA_TIMEOUT | SDHCI_INT_INDEX |
 171                 SDHCI_INT_END_BIT | SDHCI_INT_CRC | SDHCI_INT_TIMEOUT |
 172                 SDHCI_INT_CARD_REMOVE | SDHCI_INT_CARD_INSERT |
 173                 SDHCI_INT_DATA_AVAIL | SDHCI_INT_SPACE_AVAIL |
 174                 SDHCI_INT_DMA_END | SDHCI_INT_DATA_END | SDHCI_INT_RESPONSE;
 175
 176         writel(intmask, host->ioaddr + SDHCI_INT_ENABLE);
 177         writel(intmask, host->ioaddr + SDHCI_SIGNAL_ENABLE);
 178 }
 179
 180 static void sdhci_activate_led(struct sdhci_host *host)
 181 {
 182         u8 ctrl;
 183
 184         ctrl = readb(host->ioaddr + SDHCI_HOST_CONTROL);
 185         ctrl |= SDHCI_CTRL_LED;
 186         writeb(ctrl, host->ioaddr + SDHCI_HOST_CONTROL);
 187 }
 188
 189 static void sdhci_deactivate_led(struct sdhci_host *host)
 190 {
 191         u8 ctrl;
 192
 193         ctrl = readb(host->ioaddr + SDHCI_HOST_CONTROL);
 194         ctrl &= ~SDHCI_CTRL_LED;
 195         writeb(ctrl, host->ioaddr + SDHCI_HOST_CONTROL);
 196 }
 197
 198 /*****************************************************************************\
 199  *                                                                           *
 200  * Core functions                                                            *
 201  *                                                                           *
 202 \*****************************************************************************/
 203
 204 static inline char* sdhci_sg_to_buffer(struct sdhci_host* host)
 205 {
 206         return page_address(host->cur_sg->page) + host->cur_sg->offset;
 207 }
 208
 209 static inline int sdhci_next_sg(struct sdhci_host* host)
 210 {
 211         /*
 212          * Skip to next SG entry.
 213          */
 214         host->cur_sg++;
 215         host->num_sg--;
 216
 217         /*
 218          * Any entries left?
 219          */
 220         if (host->num_sg > 0) {
 221                 host->offset = 0;
 222                 host->remain = host->cur_sg->length;
 223         }
 224
 225         return host->num_sg;
 226 }
 227
 228 static void sdhci_read_block_pio(struct sdhci_host *host)
 229 {
 230         int blksize, chunk_remain;
 231         u32 data;
 232         char *buffer;
 233         int size;
 234
 235         DBG("PIO reading\n");
 236
 237         blksize = host->data->blksz;
 238         chunk_remain = 0;
 239         data = 0;
 240
 241         buffer = sdhci_sg_to_buffer(host) + host->offset;
 242
 243         while (blksize) {
 244                 if (chunk_remain == 0) {
 245                         data = readl(host->ioaddr + SDHCI_BUFFER);
 246                         chunk_remain = min(blksize, 4);
 247                 }
 248
 249                 size = min(host->remain, chunk_remain);
 250
 251                 chunk_remain -= size;
 252                 blksize -= size;
 253                 host->offset += size;
 254                 host->remain -= size;
 255
 256                 while (size) {
 257                         *buffer = data & 0xFF;
 258                         buffer++;
 259                         data >>= 8;
 260                         size--;
 261                 }
 262
 263                 if (host->remain == 0) {
 264                         if (sdhci_next_sg(host) == 0) {
 265                                 BUG_ON(blksize != 0);
 266                                 return;
 267                         }
 268                         buffer = sdhci_sg_to_buffer(host);
 269                 }
 270         }
 271 }
 272
 273 static void sdhci_write_block_pio(struct sdhci_host *host)
 274 {
 275         int blksize, chunk_remain;
 276         u32 data;
 277         char *buffer;
 278         int bytes, size;
 279
 280         DBG("PIO writing\n");
 281
 282         blksize = host->data->blksz;
 283         chunk_remain = 4;
 284         data = 0;
 285
 286         bytes = 0;
 287         buffer = sdhci_sg_to_buffer(host) + host->offset;
 288
 289         while (blksize) {
 290                 size = min(host->remain, chunk_remain);
 291
 292                 chunk_remain -= size;
 293                 blksize -= size;
 294                 host->offset += size;
 295                 host->remain -= size;
 296
 297                 while (size) {
 298                         data >>= 8;
 299                         data |= (u32)*buffer << 24;
 300                         buffer++;
 301                         size--;
 302                 }
 303
 304                 if (chunk_remain == 0) {
 305                         writel(data, host->ioaddr + SDHCI_BUFFER);
 306                         chunk_remain = min(blksize, 4);
 307                 }
 308
 309                 if (host->remain == 0) {
 310                         if (sdhci_next_sg(host) == 0) {
 311                                 BUG_ON(blksize != 0);
 312                                 return;
 313                         }
 314                         buffer = sdhci_sg_to_buffer(host);
 315                 }
 316         }
 317 }
 318
 319 static void sdhci_transfer_pio(struct sdhci_host *host)
 320 {
 321         u32 mask;
 322
 323         BUG_ON(!host->data);
 324
 325         if (host->num_sg == 0)
 326                 return;
 327
 328         if (host->data->flags & MMC_DATA_READ)
 329                 mask = SDHCI_DATA_AVAILABLE;
 330         else
 331                 mask = SDHCI_SPACE_AVAILABLE;
 332
 333         while (readl(host->ioaddr + SDHCI_PRESENT_STATE) & mask) {
 334                 if (host->data->flags & MMC_DATA_READ)
 335                         sdhci_read_block_pio(host);
 336                 else
 337                         sdhci_write_block_pio(host);
 338
 339                 if (host->num_sg == 0)
 340                         break;
 341         }
 342
 343         DBG("PIO transfer complete.\n");
 344 }
 345
 346 static void sdhci_prepare_data(struct sdhci_host *host, struct mmc_data *data)
 347 {
 348         u8 count;
 349         unsigned target_timeout, current_timeout;
 350
 351         WARN_ON(host->data);
 352
 353         if (data == NULL)
 354                 return;
 355
 356         DBG("blksz %04x blks %04x flags %08x\n",
 357                 data->blksz, data->blocks, data->flags);
 358         DBG("tsac %d ms nsac %d clk\n",
 359                 data->timeout_ns / 1000000, data->timeout_clks);
 360
 361         /* Sanity checks */
 362         BUG_ON(data->blksz * data->blocks > 524288);
 363         BUG_ON(data->blksz > host->mmc->max_blk_size);
 364         BUG_ON(data->blocks > 65535);
 365
 366         /* timeout in us */
 367         target_timeout = data->timeout_ns / 1000 +
 368                 data->timeout_clks / host->clock;
 369
 370         /*
 371          * Figure out needed cycles.
 372          * We do this in steps in order to fit inside a 32 bit int.
 373          * The first step is the minimum timeout, which will have a
 374          * minimum resolution of 6 bits:
 375          * (1) 2^13*1000 > 2^22,
 376          * (2) host->timeout_clk < 2^16
 377          *     =>
 378          *     (1) / (2) > 2^6
 379          */
 380         count = 0;
 381         current_timeout = (1 << 13) * 1000 / host->timeout_clk;
 382         while (current_timeout < target_timeout) {
 383                 count++;
 384                 current_timeout <<= 1;
 385                 if (count >= 0xF)
 386                         break;
 387         }
 388
 389         if (count >= 0xF) {
 390                 printk(KERN_WARNING "%s: Too large timeout requested!\n",
 391                         mmc_hostname(host->mmc));
 392                 count = 0xE;
 393         }
 394
 395         writeb(count, host->ioaddr + SDHCI_TIMEOUT_CONTROL);
 396
 397         if (host->flags & SDHCI_USE_DMA) {
 398                 int count;
 399
 400                 count = pci_map_sg(host->chip->pdev, data->sg, data->sg_len,
 401                         (data->flags & MMC_DATA_READ)?PCI_DMA_FROMDEVICE:PCI_DMA_TODEVICE);
 402                 BUG_ON(count != 1);
 403
 404                 writel(sg_dma_address(data->sg), host->ioaddr + SDHCI_DMA_ADDRESS);
 405         } else {
 406                 host->cur_sg = data->sg;
 407                 host->num_sg = data->sg_len;
 408
 409                 host->offset = 0;
 410                 host->remain = host->cur_sg->length;
 411         }
 412
 413         /* We do not handle DMA boundaries, so set it to max (512 KiB) */
 414         writew(SDHCI_MAKE_BLKSZ(7, data->blksz),
 415                 host->ioaddr + SDHCI_BLOCK_SIZE);
 416         writew(data->blocks, host->ioaddr + SDHCI_BLOCK_COUNT);
 417 }
 418
 419 static void sdhci_set_transfer_mode(struct sdhci_host *host,
 420         struct mmc_data *data)
 421 {
 422         u16 mode;
 423
 424         WARN_ON(host->data);
 425
 426         if (data == NULL)
 427                 return;
 428
 429         mode = SDHCI_TRNS_BLK_CNT_EN;
 430         if (data->blocks > 1)
 431                 mode |= SDHCI_TRNS_MULTI;
 432         if (data->flags & MMC_DATA_READ)
 433                 mode |= SDHCI_TRNS_READ;
 434         if (host->flags & SDHCI_USE_DMA)
 435                 mode |= SDHCI_TRNS_DMA;
 436
 437         writew(mode, host->ioaddr + SDHCI_TRANSFER_MODE);
 438 }
 439
 440 static void sdhci_finish_data(struct sdhci_host *host)
 441 {
 442         struct mmc_data *data;
 443         u16 blocks;
 444
 445         BUG_ON(!host->data);
 446
 447         data = host->data;
 448         host->data = NULL;
 449
 450         if (host->flags & SDHCI_USE_DMA) {
 451                 pci_unmap_sg(host->chip->pdev, data->sg, data->sg_len,
 452                         (data->flags & MMC_DATA_READ)?PCI_DMA_FROMDEVICE:PCI_DMA_TODEVICE);
 453         }
 454
 455         /*
 456          * Controller doesn't count down when in single block mode.
 457          */
 458         if ((data->blocks == 1) && (data->error == MMC_ERR_NONE))
 459                 blocks = 0;
 460         else
 461                 blocks = readw(host->ioaddr + SDHCI_BLOCK_COUNT);
 462         data->bytes_xfered = data->blksz * (data->blocks - blocks);
 463
 464         if ((data->error == MMC_ERR_NONE) && blocks) {
 465                 printk(KERN_ERR "%s: Controller signalled completion even "
 466                         "though there were blocks left.\n",
 467                         mmc_hostname(host->mmc));
 468                 data->error = MMC_ERR_FAILED;
 469         }
 470
 471         DBG("Ending data transfer (%d bytes)\n", data->bytes_xfered);
 472
 473         if (data->stop) {
 474                 /*
 475                  * The controller needs a reset of internal state machines
 476                  * upon error conditions.
 477                  */
 478                 if (data->error != MMC_ERR_NONE) {
 479                         sdhci_reset(host, SDHCI_RESET_CMD);
 480                         sdhci_reset(host, SDHCI_RESET_DATA);
 481                 }
 482
 483                 sdhci_send_command(host, data->stop);
 484         } else
 485                 tasklet_schedule(&host->finish_tasklet);
 486 }
 487
 488 static void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd)
 489 {
 490         int flags;
 491         u32 mask;
 492         unsigned long timeout;
 493
 494         WARN_ON(host->cmd);
 495
 496         DBG("Sending cmd (%x)\n", cmd->opcode);
 497
 498         /* Wait max 10 ms */
 499         timeout = 10;
 500
 501         mask = SDHCI_CMD_INHIBIT;
 502         if ((cmd->data != NULL) || (cmd->flags & MMC_RSP_BUSY))
 503                 mask |= SDHCI_DATA_INHIBIT;
 504
 505         /* We shouldn't wait for data inihibit for stop commands, even
 506            though they might use busy signaling */
 507         if (host->mrq->data && (cmd == host->mrq->data->stop))
 508                 mask &= ~SDHCI_DATA_INHIBIT;
 509
 510         while (readl(host->ioaddr + SDHCI_PRESENT_STATE) & mask) {
 511                 if (timeout == 0) {
 512                         printk(KERN_ERR "%s: Controller never released "
 513                                 "inhibit bit(s).\n", mmc_hostname(host->mmc));
 514                         sdhci_dumpregs(host);
 515                         cmd->error = MMC_ERR_FAILED;
 516                         tasklet_schedule(&host->finish_tasklet);
 517                         return;
 518                 }
 519                 timeout--;
 520                 mdelay(1);
 521         }
 522
 523         mod_timer(&host->timer, jiffies + 10 * HZ);
 524
 525         host->cmd = cmd;
 526
 527         sdhci_prepare_data(host, cmd->data);
 528
 529         writel(cmd->arg, host->ioaddr + SDHCI_ARGUMENT);
 530
 531         sdhci_set_transfer_mode(host, cmd->data);
 532
 533         if ((cmd->flags & MMC_RSP_136) && (cmd->flags & MMC_RSP_BUSY)) {
 534                 printk(KERN_ERR "%s: Unsupported response type!\n",
 535                         mmc_hostname(host->mmc));
 536                 cmd->error = MMC_ERR_INVALID;
 537                 tasklet_schedule(&host->finish_tasklet);
 538                 return;
 539         }
 540
 541         if (!(cmd->flags & MMC_RSP_PRESENT))
 542                 flags = SDHCI_CMD_RESP_NONE;
 543         else if (cmd->flags & MMC_RSP_136)
 544                 flags = SDHCI_CMD_RESP_LONG;
 545         else if (cmd->flags & MMC_RSP_BUSY)
 546                 flags = SDHCI_CMD_RESP_SHORT_BUSY;
 547         else
 548                 flags = SDHCI_CMD_RESP_SHORT;
 549
 550         if (cmd->flags & MMC_RSP_CRC)
 551                 flags |= SDHCI_CMD_CRC;
 552         if (cmd->flags & MMC_RSP_OPCODE)
 553                 flags |= SDHCI_CMD_INDEX;
 554         if (cmd->data)
 555                 flags |= SDHCI_CMD_DATA;
 556
 557         writew(SDHCI_MAKE_CMD(cmd->opcode, flags),
 558                 host->ioaddr + SDHCI_COMMAND);
 559 }
 560
 561 static void sdhci_finish_command(struct sdhci_host *host)
 562 {
 563         int i;
 564
 565         BUG_ON(host->cmd == NULL);
 566
 567         if (host->cmd->flags & MMC_RSP_PRESENT) {
 568                 if (host->cmd->flags & MMC_RSP_136) {
 569                         /* CRC is stripped so we need to do some shifting. */
 570                         for (i = 0;i < 4;i++) {
 571                                 host->cmd->resp[i] = readl(host->ioaddr +
 572                                         SDHCI_RESPONSE + (3-i)*4) << 8;
 573                                 if (i != 3)
 574                                         host->cmd->resp[i] |=
 575                                                 readb(host->ioaddr +
 576                                                 SDHCI_RESPONSE + (3-i)*4-1);
 577                         }
 578                 } else {
 579                         host->cmd->resp[0] = readl(host->ioaddr + SDHCI_RESPONSE);
 580                 }
 581         }
 582
 583         host->cmd->error = MMC_ERR_NONE;
 584
 585         DBG("Ending cmd (%x)\n", host->cmd->opcode);
 586
 587         if (host->cmd->data)
 588                 host->data = host->cmd->data;
 589         else
 590                 tasklet_schedule(&host->finish_tasklet);
 591
 592         host->cmd = NULL;
 593 }
 594
 595 static void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)
 596 {
 597         int div;
 598         u16 clk;
 599         unsigned long timeout;
 600
 601         if (clock == host->clock)
 602                 return;
 603
 604         writew(0, host->ioaddr + SDHCI_CLOCK_CONTROL);
 605
 606         if (clock == 0)
 607                 goto out;
 608
 609         for (div = 1;div < 256;div *= 2) {
 610                 if ((host->max_clk / div) <= clock)
 611                         break;
 612         }
 613         div >>= 1;
 614
 615         clk = div << SDHCI_DIVIDER_SHIFT;
 616         clk |= SDHCI_CLOCK_INT_EN;
 617         writew(clk, host->ioaddr + SDHCI_CLOCK_CONTROL);
 618
 619         /* Wait max 10 ms */
 620         timeout = 10;
 621         while (!((clk = readw(host->ioaddr + SDHCI_CLOCK_CONTROL))
 622                 & SDHCI_CLOCK_INT_STABLE)) {
 623                 if (timeout == 0) {
 624                         printk(KERN_ERR "%s: Internal clock never "
 625                                 "stabilised.\n", mmc_hostname(host->mmc));
 626                         sdhci_dumpregs(host);
 627                         return;
 628                 }
 629                 timeout--;
 630                 mdelay(1);
 631         }
 632
 633         clk |= SDHCI_CLOCK_CARD_EN;
 634         writew(clk, host->ioaddr + SDHCI_CLOCK_CONTROL);
 635
 636 out:
 637         host->clock = clock;
 638 }
 639
 640 static void sdhci_set_power(struct sdhci_host *host, unsigned short power)
 641 {
 642         u8 pwr;
 643
 644         if (host->power == power)
 645                 return;
 646
 647         if (power == (unsigned short)-1) {
 648                 writeb(0, host->ioaddr + SDHCI_POWER_CONTROL);
 649                 goto out;
 650         }
 651
 652         /*
 653          * Spec says that we should clear the power reg before setting
 654          * a new value. Some controllers don't seem to like this though.
 655          */
 656         if (!(host->chip->quirks & SDHCI_QUIRK_SINGLE_POWER_WRITE))
 657                 writeb(0, host->ioaddr + SDHCI_POWER_CONTROL);
 658
 659         pwr = SDHCI_POWER_ON;
 660
 661         switch (1 << power) {
 662         case MMC_VDD_17_18:
 663         case MMC_VDD_18_19:
 664                 pwr |= SDHCI_POWER_180;
 665                 break;
 666         case MMC_VDD_29_30:
 667         case MMC_VDD_30_31:
 668                 pwr |= SDHCI_POWER_300;
 669                 break;
 670         case MMC_VDD_32_33:
 671         case MMC_VDD_33_34:
 672                 pwr |= SDHCI_POWER_330;
 673                 break;
 674         default:
 675                 BUG();
 676         }
 677
 678         writeb(pwr, host->ioaddr + SDHCI_POWER_CONTROL);
 679
 680 out:
 681         host->power = power;
 682 }
 683
 684 /*****************************************************************************\
 685  *                                                                           *
 686  * MMC callbacks                                                             *
 687  *                                                                           *
 688 \*****************************************************************************/
 689
 690 static void sdhci_request(struct mmc_host *mmc, struct mmc_request *mrq)
 691 {
 692         struct sdhci_host *host;
 693         unsigned long flags;
 694
 695         host = mmc_priv(mmc);
 696
 697         spin_lock_irqsave(&host->lock, flags);
 698
 699         WARN_ON(host->mrq != NULL);
 700
 701         sdhci_activate_led(host);
 702
 703         host->mrq = mrq;
 704
 705         if (!(readl(host->ioaddr + SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT)) {
 706                 host->mrq->cmd->error = MMC_ERR_TIMEOUT;
 707                 tasklet_schedule(&host->finish_tasklet);
 708         } else
 709                 sdhci_send_command(host, mrq->cmd);
 710
 711         mmiowb();
 712         spin_unlock_irqrestore(&host->lock, flags);
 713 }
 714
 715 static void sdhci_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
 716 {
 717         struct sdhci_host *host;
 718         unsigned long flags;
 719         u8 ctrl;
 720
 721         host = mmc_priv(mmc);
 722
 723         spin_lock_irqsave(&host->lock, flags);
 724
 725         /*
 726          * Reset the chip on each power off.
 727          * Should clear out any weird states.
 728          */
 729         if (ios->power_mode == MMC_POWER_OFF) {
 730                 writel(0, host->ioaddr + SDHCI_SIGNAL_ENABLE);
 731                 sdhci_init(host);
 732         }
 733
 734         sdhci_set_clock(host, ios->clock);
 735
 736         if (ios->power_mode == MMC_POWER_OFF)
 737                 sdhci_set_power(host, -1);
 738         else
 739                 sdhci_set_power(host, ios->vdd);
 740
 741         ctrl = readb(host->ioaddr + SDHCI_HOST_CONTROL);
 742
 743         if (ios->bus_width == MMC_BUS_WIDTH_4)
 744                 ctrl |= SDHCI_CTRL_4BITBUS;
 745         else
 746                 ctrl &= ~SDHCI_CTRL_4BITBUS;
 747
 748         if (ios->timing == MMC_TIMING_SD_HS)
 749                 ctrl |= SDHCI_CTRL_HISPD;
 750         else
 751                 ctrl &= ~SDHCI_CTRL_HISPD;
 752
 753         writeb(ctrl, host->ioaddr + SDHCI_HOST_CONTROL);
 754
 755         mmiowb();
 756         spin_unlock_irqrestore(&host->lock, flags);
 757 }
 758
 759 static int sdhci_get_ro(struct mmc_host *mmc)
 760 {
 761         struct sdhci_host *host;
 762         unsigned long flags;
 763         int present;
 764
 765         host = mmc_priv(mmc);
 766
 767         spin_lock_irqsave(&host->lock, flags);
 768
 769         present = readl(host->ioaddr + SDHCI_PRESENT_STATE);
 770
 771         spin_unlock_irqrestore(&host->lock, flags);
 772
 773         return !(present & SDHCI_WRITE_PROTECT);
 774 }
 775
 776 static const struct mmc_host_ops sdhci_ops = {
 777         .request        = sdhci_request,
 778         .set_ios        = sdhci_set_ios,
 779         .get_ro         = sdhci_get_ro,
 780 };
 781
 782 /*****************************************************************************\
 783  *                                                                           *
 784  * Tasklets                                                                  *
 785  *                                                                           *
 786 \*****************************************************************************/
 787
 788 static void sdhci_tasklet_card(unsigned long param)
 789 {
 790         struct sdhci_host *host;
 791         unsigned long flags;
 792
 793         host = (struct sdhci_host*)param;
 794
 795         spin_lock_irqsave(&host->lock, flags);
 796
 797         if (!(readl(host->ioaddr + SDHCI_PRESENT_STATE) & SDHCI_CARD_PRESENT)) {
 798                 if (host->mrq) {
 799                         printk(KERN_ERR "%s: Card removed during transfer!\n",
 800                                 mmc_hostname(host->mmc));
 801                         printk(KERN_ERR "%s: Resetting controller.\n",
 802                                 mmc_hostname(host->mmc));
 803
 804                         sdhci_reset(host, SDHCI_RESET_CMD);
 805                         sdhci_reset(host, SDHCI_RESET_DATA);
 806
 807                         host->mrq->cmd->error = MMC_ERR_FAILED;
 808                         tasklet_schedule(&host->finish_tasklet);
 809                 }
 810         }
 811
 812         spin_unlock_irqrestore(&host->lock, flags);
 813
 814         mmc_detect_change(host->mmc, msecs_to_jiffies(500));
 815 }
 816
 817 static void sdhci_tasklet_finish(unsigned long param)
 818 {
 819         struct sdhci_host *host;
 820         unsigned long flags;
 821         struct mmc_request *mrq;
 822
 823         host = (struct sdhci_host*)param;
 824
 825         spin_lock_irqsave(&host->lock, flags);
 826
 827         del_timer(&host->timer);
 828
 829         mrq = host->mrq;
 830
 831         DBG("Ending request, cmd (%x)\n", mrq->cmd->opcode);
 832
 833         /*
 834          * The controller needs a reset of internal state machines
 835          * upon error conditions.
 836          */
 837         if ((mrq->cmd->error != MMC_ERR_NONE) ||
 838                 (mrq->data && ((mrq->data->error != MMC_ERR_NONE) ||
 839                 (mrq->data->stop && (mrq->data->stop->error != MMC_ERR_NONE))))) {
 840
 841                 /* Some controllers need this kick or reset won't work here */
 842                 if (host->chip->quirks & SDHCI_QUIRK_CLOCK_BEFORE_RESET) {
 843                         unsigned int clock;
 844
 845                         /* This is to force an update */
 846                         clock = host->clock;
 847                         host->clock = 0;
 848                         sdhci_set_clock(host, clock);
 849                 }
 850
 851                 /* Spec says we should do both at the same time, but Ricoh
 852                    controllers do not like that. */
 853                 sdhci_reset(host, SDHCI_RESET_CMD);
 854                 sdhci_reset(host, SDHCI_RESET_DATA);
 855         }
 856
 857         host->mrq = NULL;
 858         host->cmd = NULL;
 859         host->data = NULL;
 860
 861         sdhci_deactivate_led(host);
 862
 863         mmiowb();
 864         spin_unlock_irqrestore(&host->lock, flags);
 865
 866         mmc_request_done(host->mmc, mrq);
 867 }
 868
 869 static void sdhci_timeout_timer(unsigned long data)
 870 {
 871         struct sdhci_host *host;
 872         unsigned long flags;
 873
 874         host = (struct sdhci_host*)data;
 875
 876         spin_lock_irqsave(&host->lock, flags);
 877
 878         if (host->mrq) {
 879                 printk(KERN_ERR "%s: Timeout waiting for hardware "
 880                         "interrupt.\n", mmc_hostname(host->mmc));
 881                 sdhci_dumpregs(host);
 882
 883                 if (host->data) {
 884                         host->data->error = MMC_ERR_TIMEOUT;
 885                         sdhci_finish_data(host);
 886                 } else {
 887                         if (host->cmd)
 888                                 host->cmd->error = MMC_ERR_TIMEOUT;
 889                         else
 890                                 host->mrq->cmd->error = MMC_ERR_TIMEOUT;
 891
 892                         tasklet_schedule(&host->finish_tasklet);
 893                 }
 894         }
 895
 896         mmiowb();
 897         spin_unlock_irqrestore(&host->lock, flags);
 898 }
 899
 900 /*****************************************************************************\
 901  *                                                                           *
 902  * Interrupt handling                                                        *
 903  *                                                                           *
 904 \*****************************************************************************/
 905
 906 static void sdhci_cmd_irq(struct sdhci_host *host, u32 intmask)
 907 {
 908         BUG_ON(intmask == 0);
 909
 910         if (!host->cmd) {
 911                 printk(KERN_ERR "%s: Got command interrupt even though no "
 912                         "command operation was in progress.\n",
 913                         mmc_hostname(host->mmc));
 914                 sdhci_dumpregs(host);
 915                 return;
 916         }
 917
 918         if (intmask & SDHCI_INT_RESPONSE)
 919                 sdhci_finish_command(host);
 920         else {
 921                 if (intmask & SDHCI_INT_TIMEOUT)
 922                         host->cmd->error = MMC_ERR_TIMEOUT;
 923                 else if (intmask & SDHCI_INT_CRC)
 924                         host->cmd->error = MMC_ERR_BADCRC;
 925                 else if (intmask & (SDHCI_INT_END_BIT | SDHCI_INT_INDEX))
 926                         host->cmd->error = MMC_ERR_FAILED;
 927                 else
 928                         host->cmd->error = MMC_ERR_INVALID;
 929
 930                 tasklet_schedule(&host->finish_tasklet);
 931         }
 932 }
 933
 934 static void sdhci_data_irq(struct sdhci_host *host, u32 intmask)
 935 {
 936         BUG_ON(intmask == 0);
 937
 938         if (!host->data) {
 939                 /*
 940                  * A data end interrupt is sent together with the response
 941                  * for the stop command.
 942                  */
 943                 if (intmask & SDHCI_INT_DATA_END)
 944                         return;
 945
 946                 printk(KERN_ERR "%s: Got data interrupt even though no "
 947                         "data operation was in progress.\n",
 948                         mmc_hostname(host->mmc));
 949                 sdhci_dumpregs(host);
 950
 951                 return;
 952         }
 953
 954         if (intmask & SDHCI_INT_DATA_TIMEOUT)
 955                 host->data->error = MMC_ERR_TIMEOUT;
 956         else if (intmask & SDHCI_INT_DATA_CRC)
 957                 host->data->error = MMC_ERR_BADCRC;
 958         else if (intmask & SDHCI_INT_DATA_END_BIT)
 959                 host->data->error = MMC_ERR_FAILED;
 960
 961         if (host->data->error != MMC_ERR_NONE)
 962                 sdhci_finish_data(host);
 963         else {
 964                 if (intmask & (SDHCI_INT_DATA_AVAIL | SDHCI_INT_SPACE_AVAIL))
 965                         sdhci_transfer_pio(host);
 966
 967                 if (intmask & SDHCI_INT_DATA_END)
 968                         sdhci_finish_data(host);
 969         }
 970 }
 971
 972 static irqreturn_t sdhci_irq(int irq, void *dev_id)
 973 {
 974         irqreturn_t result;
 975         struct sdhci_host* host = dev_id;
 976         u32 intmask;
 977
 978         spin_lock(&host->lock);
 979
 980         intmask = readl(host->ioaddr + SDHCI_INT_STATUS);
 981
 982         if (!intmask || intmask == 0xffffffff) {
 983                 result = IRQ_NONE;
 984                 goto out;
 985         }
 986
 987         DBG("*** %s got interrupt: 0x%08x\n", host->slot_descr, intmask);
 988
 989         if (intmask & (SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE)) {
 990                 writel(intmask & (SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE),
 991                         host->ioaddr + SDHCI_INT_STATUS);
 992                 tasklet_schedule(&host->card_tasklet);
 993         }
 994
 995         intmask &= ~(SDHCI_INT_CARD_INSERT | SDHCI_INT_CARD_REMOVE);
 996
 997         if (intmask & SDHCI_INT_CMD_MASK) {
 998                 writel(intmask & SDHCI_INT_CMD_MASK,
 999                         host->ioaddr + SDHCI_INT_STATUS);
1000                 sdhci_cmd_irq(host, intmask & SDHCI_INT_CMD_MASK);
1001         }
1002
1003         if (intmask & SDHCI_INT_DATA_MASK) {
1004                 writel(intmask & SDHCI_INT_DATA_MASK,
1005                         host->ioaddr + SDHCI_INT_STATUS);
1006                 sdhci_data_irq(host, intmask & SDHCI_INT_DATA_MASK);
1007         }
1008
1009         intmask &= ~(SDHCI_INT_CMD_MASK | SDHCI_INT_DATA_MASK);
1010
1011         if (intmask & SDHCI_INT_BUS_POWER) {
1012                 printk(KERN_ERR "%s: Card is consuming too much power!\n",
1013                         mmc_hostname(host->mmc));
1014                 writel(SDHCI_INT_BUS_POWER, host->ioaddr + SDHCI_INT_STATUS);
1015         }
1016
1017         intmask &= SDHCI_INT_BUS_POWER;
1018
1019         if (intmask) {
1020                 printk(KERN_ERR "%s: Unexpected interrupt 0x%08x.\n",
1021                         mmc_hostname(host->mmc), intmask);
1022                 sdhci_dumpregs(host);
1023
1024                 writel(intmask, host->ioaddr + SDHCI_INT_STATUS);
1025         }
1026
1027         result = IRQ_HANDLED;
1028
1029         mmiowb();
1030 out:
1031         spin_unlock(&host->lock);
1032
1033         return result;
1034 }
1035
1036 /*****************************************************************************\
1037  *                                                                           *
1038  * Suspend/resume                                                            *
1039  *                                                                           *
1040 \*****************************************************************************/
1041
1042 #ifdef CONFIG_PM
1043
1044 static int sdhci_suspend (struct pci_dev *pdev, pm_message_t state)
1045 {
1046         struct sdhci_chip *chip;
1047         int i, ret;
1048
1049         chip = pci_get_drvdata(pdev);
1050         if (!chip)
1051                 return 0;
1052
1053         DBG("Suspending...\n");
1054
1055         for (i = 0;i < chip->num_slots;i++) {
1056                 if (!chip->hosts[i])
1057                         continue;
1058                 ret = mmc_suspend_host(chip->hosts[i]->mmc, state);
1059                 if (ret) {
1060                         for (i--;i >= 0;i--)
1061                                 mmc_resume_host(chip->hosts[i]->mmc);
1062                         return ret;
1063                 }
1064         }
1065
1066         pci_save_state(pdev);
1067         pci_enable_wake(pdev, pci_choose_state(pdev, state), 0);
1068
1069         for (i = 0;i < chip->num_slots;i++) {
1070                 if (!chip->hosts[i])
1071                         continue;
1072                 free_irq(chip->hosts[i]->irq, chip->hosts[i]);
1073         }
1074
1075         pci_disable_device(pdev);
1076         pci_set_power_state(pdev, pci_choose_state(pdev, state));
1077
1078         return 0;
1079 }
1080
1081 static int sdhci_resume (struct pci_dev *pdev)
1082 {
1083         struct sdhci_chip *chip;
1084         int i, ret;
1085
1086         chip = pci_get_drvdata(pdev);
1087         if (!chip)
1088                 return 0;
1089
1090         DBG("Resuming...\n");
1091
1092         pci_set_power_state(pdev, PCI_D0);
1093         pci_restore_state(pdev);
1094         ret = pci_enable_device(pdev);
1095         if (ret)
1096                 return ret;
1097
1098         for (i = 0;i < chip->num_slots;i++) {
1099                 if (!chip->hosts[i])
1100                         continue;
1101                 if (chip->hosts[i]->flags & SDHCI_USE_DMA)
1102                         pci_set_master(pdev);
1103                 ret = request_irq(chip->hosts[i]->irq, sdhci_irq,
1104                         IRQF_SHARED, chip->hosts[i]->slot_descr,
1105                         chip->hosts[i]);
1106                 if (ret)
1107                         return ret;
1108                 sdhci_init(chip->hosts[i]);
1109                 mmiowb();
1110                 ret = mmc_resume_host(chip->hosts[i]->mmc);
1111                 if (ret)
1112                         return ret;
1113         }
1114
1115         return 0;
1116 }
1117
1118 #else /* CONFIG_PM */
1119
1120 #define sdhci_suspend NULL
1121 #define sdhci_resume NULL
1122
1123 #endif /* CONFIG_PM */
1124
1125 /*****************************************************************************\
1126  *                                                                           *
1127  * Device probing/removal                                                    *
1128  *                                                                           *
1129 \*****************************************************************************/
1130
1131 static int __devinit sdhci_probe_slot(struct pci_dev *pdev, int slot)
1132 {
1133         int ret;
1134         unsigned int version;
1135         struct sdhci_chip *chip;
1136         struct mmc_host *mmc;
1137         struct sdhci_host *host;
1138
1139         u8 first_bar;
1140         unsigned int caps;
1141
1142         chip = pci_get_drvdata(pdev);
1143         BUG_ON(!chip);
1144
1145         ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &first_bar);
1146         if (ret)
1147                 return ret;
1148
1149         first_bar &= PCI_SLOT_INFO_FIRST_BAR_MASK;
1150
1151         if (first_bar > 5) {
1152                 printk(KERN_ERR DRIVER_NAME ": Invalid first BAR. Aborting.\n");
1153                 return -ENODEV;
1154         }
1155
1156         if (!(pci_resource_flags(pdev, first_bar + slot) & IORESOURCE_MEM)) {
1157                 printk(KERN_ERR DRIVER_NAME ": BAR is not iomem. Aborting.\n");
1158                 return -ENODEV;
1159         }
1160
1161         if (pci_resource_len(pdev, first_bar + slot) != 0x100) {
1162                 printk(KERN_ERR DRIVER_NAME ": Invalid iomem size. "
1163                         "You may experience problems.\n");
1164         }
1165
1166         if ((pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
1167                 printk(KERN_ERR DRIVER_NAME ": Vendor specific interface. Aborting.\n");
1168                 return -ENODEV;
1169         }
1170
1171         if ((pdev->class & 0x0000FF) > PCI_SDHCI_IFVENDOR) {
1172                 printk(KERN_ERR DRIVER_NAME ": Unknown interface. Aborting.\n");
1173                 return -ENODEV;
1174         }
1175
1176         mmc = mmc_alloc_host(sizeof(struct sdhci_host), &pdev->dev);
1177         if (!mmc)
1178                 return -ENOMEM;
1179
1180         host = mmc_priv(mmc);
1181         host->mmc = mmc;
1182
1183         host->chip = chip;
1184         chip->hosts[slot] = host;
1185
1186         host->bar = first_bar + slot;
1187
1188         host->addr = pci_resource_start(pdev, host->bar);
1189         host->irq = pdev->irq;
1190
1191         DBG("slot %d at 0x%08lx, irq %d\n", slot, host->addr, host->irq);
1192
1193         snprintf(host->slot_descr, 20, "sdhci:slot%d", slot);
1194
1195         ret = pci_request_region(pdev, host->bar, host->slot_descr);
1196         if (ret)
1197                 goto free;
1198
1199         host->ioaddr = ioremap_nocache(host->addr,
1200                 pci_resource_len(pdev, host->bar));
1201         if (!host->ioaddr) {
1202                 ret = -ENOMEM;
1203                 goto release;
1204         }
1205
1206         sdhci_reset(host, SDHCI_RESET_ALL);
1207
1208         version = readw(host->ioaddr + SDHCI_HOST_VERSION);
1209         version = (version & SDHCI_SPEC_VER_MASK) >> SDHCI_SPEC_VER_SHIFT;
1210         if (version != 0) {
1211                 printk(KERN_ERR "%s: Unknown controller version (%d). "
1212                         "You may experience problems.\n", host->slot_descr,
1213                         version);
1214         }
1215
1216         caps = readl(host->ioaddr + SDHCI_CAPABILITIES);
1217
1218         if (debug_nodma)
1219                 DBG("DMA forced off\n");
1220         else if (debug_forcedma) {
1221                 DBG("DMA forced on\n");
1222                 host->flags |= SDHCI_USE_DMA;
1223         } else if (chip->quirks & SDHCI_QUIRK_FORCE_DMA)
1224                 host->flags |= SDHCI_USE_DMA;
1225         else if ((pdev->class & 0x0000FF) != PCI_SDHCI_IFDMA)
1226                 DBG("Controller doesn't have DMA interface\n");
1227         else if (!(caps & SDHCI_CAN_DO_DMA))
1228                 DBG("Controller doesn't have DMA capability\n");
1229         else
1230                 host->flags |= SDHCI_USE_DMA;
1231
1232         if (host->flags & SDHCI_USE_DMA) {
1233                 if (pci_set_dma_mask(pdev, DMA_32BIT_MASK)) {
1234                         printk(KERN_WARNING "%s: No suitable DMA available. "
1235                                 "Falling back to PIO.\n", host->slot_descr);
1236                         host->flags &= ~SDHCI_USE_DMA;
1237                 }
1238         }
1239
1240         if (host->flags & SDHCI_USE_DMA)
1241                 pci_set_master(pdev);
1242         else /* XXX: Hack to get MMC layer to avoid highmem */
1243                 pdev->dma_mask = 0;
1244
1245         host->max_clk =
1246                 (caps & SDHCI_CLOCK_BASE_MASK) >> SDHCI_CLOCK_BASE_SHIFT;
1247         if (host->max_clk == 0) {
1248                 printk(KERN_ERR "%s: Hardware doesn't specify base clock "
1249                         "frequency.\n", host->slot_descr);
1250                 ret = -ENODEV;
1251                 goto unmap;
1252         }
1253         host->max_clk *= 1000000;
1254
1255         host->timeout_clk =
1256                 (caps & SDHCI_TIMEOUT_CLK_MASK) >> SDHCI_TIMEOUT_CLK_SHIFT;
1257         if (host->timeout_clk == 0) {
1258                 printk(KERN_ERR "%s: Hardware doesn't specify timeout clock "
1259                         "frequency.\n", host->slot_descr);
1260                 ret = -ENODEV;
1261                 goto unmap;
1262         }
1263         if (caps & SDHCI_TIMEOUT_CLK_UNIT)
1264                 host->timeout_clk *= 1000;
1265
1266         /*
1267          * Set host parameters.
1268          */
1269         mmc->ops = &sdhci_ops;
1270         mmc->f_min = host->max_clk / 256;
1271         mmc->f_max = host->max_clk;
1272         mmc->caps = MMC_CAP_4_BIT_DATA | MMC_CAP_MULTIWRITE | MMC_CAP_BYTEBLOCK;
1273
1274         if (caps & SDHCI_CAN_DO_HISPD)
1275                 mmc->caps |= MMC_CAP_SD_HIGHSPEED;
1276
1277         mmc->ocr_avail = 0;
1278         if (caps & SDHCI_CAN_VDD_330)
1279                 mmc->ocr_avail |= MMC_VDD_32_33|MMC_VDD_33_34;
1280         if (caps & SDHCI_CAN_VDD_300)
1281                 mmc->ocr_avail |= MMC_VDD_29_30|MMC_VDD_30_31;
1282         if (caps & SDHCI_CAN_VDD_180)
1283                 mmc->ocr_avail |= MMC_VDD_17_18|MMC_VDD_18_19;
1284
1285         if (mmc->ocr_avail == 0) {
1286                 printk(KERN_ERR "%s: Hardware doesn't report any "
1287                         "support voltages.\n", host->slot_descr);
1288                 ret = -ENODEV;
1289                 goto unmap;
1290         }
1291
1292         spin_lock_init(&host->lock);
1293
1294         /*
1295          * Maximum number of segments. Hardware cannot do scatter lists.
1296          */
1297         if (host->flags & SDHCI_USE_DMA)
1298                 mmc->max_hw_segs = 1;
1299         else
1300                 mmc->max_hw_segs = 16;
1301         mmc->max_phys_segs = 16;
1302
1303         /*
1304          * Maximum number of sectors in one transfer. Limited by DMA boundary
1305          * size (512KiB).
1306          */
1307         mmc->max_req_size = 524288;
1308
1309         /*
1310          * Maximum segment size. Could be one segment with the maximum number
1311          * of bytes.
1312          */
1313         mmc->max_seg_size = mmc->max_req_size;
1314
1315         /*
1316          * Maximum block size. This varies from controller to controller and
1317          * is specified in the capabilities register.
1318          */
1319         mmc->max_blk_size = (caps & SDHCI_MAX_BLOCK_MASK) >> SDHCI_MAX_BLOCK_SHIFT;
1320         if (mmc->max_blk_size >= 3) {
1321                 printk(KERN_ERR "%s: Invalid maximum block size.\n",
1322                         host->slot_descr);
1323                 ret = -ENODEV;
1324                 goto unmap;
1325         }
1326         mmc->max_blk_size = 512 << mmc->max_blk_size;
1327
1328         /*
1329          * Maximum block count.
1330          */
1331         mmc->max_blk_count = 65535;
1332
1333         /*
1334          * Init tasklets.
1335          */
1336         tasklet_init(&host->card_tasklet,
1337                 sdhci_tasklet_card, (unsigned long)host);
1338         tasklet_init(&host->finish_tasklet,
1339                 sdhci_tasklet_finish, (unsigned long)host);
1340
1341         setup_timer(&host->timer, sdhci_timeout_timer, (unsigned long)host);
1342
1343         ret = request_irq(host->irq, sdhci_irq, IRQF_SHARED,
1344                 host->slot_descr, host);
1345         if (ret)
1346                 goto untasklet;
1347
1348         sdhci_init(host);
1349
1350 #ifdef CONFIG_MMC_DEBUG
1351         sdhci_dumpregs(host);
1352 #endif
1353
1354         mmiowb();
1355
1356         mmc_add_host(mmc);
1357
1358         printk(KERN_INFO "%s: SDHCI at 0x%08lx irq %d %s\n", mmc_hostname(mmc),
1359                 host->addr, host->irq,
1360                 (host->flags & SDHCI_USE_DMA)?"DMA":"PIO");
1361
1362         return 0;
1363
1364 untasklet:
1365         tasklet_kill(&host->card_tasklet);
1366         tasklet_kill(&host->finish_tasklet);
1367 unmap:
1368         iounmap(host->ioaddr);
1369 release:
1370         pci_release_region(pdev, host->bar);
1371 free:
1372         mmc_free_host(mmc);
1373
1374         return ret;
1375 }
1376
1377 static void sdhci_remove_slot(struct pci_dev *pdev, int slot)
1378 {
1379         struct sdhci_chip *chip;
1380         struct mmc_host *mmc;
1381         struct sdhci_host *host;
1382
1383         chip = pci_get_drvdata(pdev);
1384         host = chip->hosts[slot];
1385         mmc = host->mmc;
1386
1387         chip->hosts[slot] = NULL;
1388
1389         mmc_remove_host(mmc);
1390
1391         sdhci_reset(host, SDHCI_RESET_ALL);
1392
1393         free_irq(host->irq, host);
1394
1395         del_timer_sync(&host->timer);
1396
1397         tasklet_kill(&host->card_tasklet);
1398         tasklet_kill(&host->finish_tasklet);
1399
1400         iounmap(host->ioaddr);
1401
1402         pci_release_region(pdev, host->bar);
1403
1404         mmc_free_host(mmc);
1405 }
1406
1407 static int __devinit sdhci_probe(struct pci_dev *pdev,
1408         const struct pci_device_id *ent)
1409 {
1410         int ret, i;
1411         u8 slots, rev;
1412         struct sdhci_chip *chip;
1413
1414         BUG_ON(pdev == NULL);
1415         BUG_ON(ent == NULL);
1416
1417         pci_read_config_byte(pdev, PCI_CLASS_REVISION, &rev);
1418
1419         printk(KERN_INFO DRIVER_NAME
1420                 ": SDHCI controller found at %s [%04x:%04x] (rev %x)\n",
1421                 pci_name(pdev), (int)pdev->vendor, (int)pdev->device,
1422                 (int)rev);
1423
1424         ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &slots);
1425         if (ret)
1426                 return ret;
1427
1428         slots = PCI_SLOT_INFO_SLOTS(slots) + 1;
1429         DBG("found %d slot(s)\n", slots);
1430         if (slots == 0)
1431                 return -ENODEV;
1432
1433         ret = pci_enable_device(pdev);
1434         if (ret)
1435                 return ret;
1436
1437         chip = kzalloc(sizeof(struct sdhci_chip) +
1438                 sizeof(struct sdhci_host*) * slots, GFP_KERNEL);
1439         if (!chip) {
1440                 ret = -ENOMEM;
1441                 goto err;
1442         }
1443
1444         chip->pdev = pdev;
1445         chip->quirks = ent->driver_data;
1446
1447         if (debug_quirks)
1448                 chip->quirks = debug_quirks;
1449
1450         chip->num_slots = slots;
1451         pci_set_drvdata(pdev, chip);
1452
1453         for (i = 0;i < slots;i++) {
1454                 ret = sdhci_probe_slot(pdev, i);
1455                 if (ret) {
1456                         for (i--;i >= 0;i--)
1457                                 sdhci_remove_slot(pdev, i);
1458                         goto free;
1459                 }
1460         }
1461
1462         return 0;
1463
1464 free:
1465         pci_set_drvdata(pdev, NULL);
1466         kfree(chip);
1467
1468 err:
1469         pci_disable_device(pdev);
1470         return ret;
1471 }
1472
1473 static void __devexit sdhci_remove(struct pci_dev *pdev)
1474 {
1475         int i;
1476         struct sdhci_chip *chip;
1477
1478         chip = pci_get_drvdata(pdev);
1479
1480         if (chip) {
1481                 for (i = 0;i < chip->num_slots;i++)
1482                         sdhci_remove_slot(pdev, i);
1483
1484                 pci_set_drvdata(pdev, NULL);
1485
1486                 kfree(chip);
1487         }
1488
1489         pci_disable_device(pdev);
1490 }
1491
1492 static struct pci_driver sdhci_driver = {
1493         .name =         DRIVER_NAME,
1494         .id_table =     pci_ids,
1495         .probe =        sdhci_probe,
1496         .remove =       __devexit_p(sdhci_remove),
1497         .suspend =      sdhci_suspend,
1498         .resume =       sdhci_resume,
1499 };
1500
1501 /*****************************************************************************\
1502  *                                                                           *
1503  * Driver init/exit                                                          *
1504  *                                                                           *
1505 \*****************************************************************************/
1506
1507 static int __init sdhci_drv_init(void)
1508 {
1509         printk(KERN_INFO DRIVER_NAME
1510                 ": Secure Digital Host Controller Interface driver\n");
1511         printk(KERN_INFO DRIVER_NAME ": Copyright(c) Pierre Ossman\n");
1512
1513         return pci_register_driver(&sdhci_driver);
1514 }
1515
1516 static void __exit sdhci_drv_exit(void)
1517 {
1518         DBG("Exiting\n");
1519
1520         pci_unregister_driver(&sdhci_driver);
1521 }
1522
1523 module_init(sdhci_drv_init);
1524 module_exit(sdhci_drv_exit);
1525
1526 module_param(debug_nodma, uint, 0444);
1527 module_param(debug_forcedma, uint, 0444);
1528 module_param(debug_quirks, uint, 0444);
1529
1530 MODULE_AUTHOR("Pierre Ossman <drzeus@drzeus.cx>");
1531 MODULE_DESCRIPTION("Secure Digital Host Controller Interface driver");
1532 MODULE_LICENSE("GPL");
1533
1534 MODULE_PARM_DESC(debug_nodma, "Forcefully disable DMA transfers. (default 0)");
1535 MODULE_PARM_DESC(debug_forcedma, "Forcefully enable DMA transfers. (default 0)");
1536 MODULE_PARM_DESC(debug_quirks, "Force certain quirks.");