2 * Copyright (C) 2001 Allan Trautman, IBM Corporation
4 * iSeries specific routines for PCI.
6 * Based on code from pci.c and iSeries_pci.c 32bit
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 #include <linux/kernel.h>
23 #include <linux/list.h>
24 #include <linux/string.h>
25 #include <linux/init.h>
26 #include <linux/module.h>
27 #include <linux/ide.h>
28 #include <linux/pci.h>
33 #include <asm/machdep.h>
34 #include <asm/pci-bridge.h>
35 #include <asm/ppcdebug.h>
36 #include <asm/iommu.h>
38 #include <asm/iSeries/HvCallPci.h>
39 #include <asm/iSeries/HvCallXm.h>
40 #include <asm/iSeries/iSeries_irq.h>
41 #include <asm/iSeries/iSeries_pci.h>
42 #include <asm/iSeries/mf.h>
44 #include <asm/ppc-pci.h>
46 extern unsigned long io_page_mask;
49 * Forward declares of prototypes.
51 static struct iSeries_Device_Node *find_Device_Node(int bus, int devfn);
52 static void scan_PHB_slots(struct pci_controller *Phb);
53 static void scan_EADS_bridge(HvBusNumber Bus, HvSubBusNumber SubBus, int IdSel);
54 static int scan_bridge_slot(HvBusNumber Bus, struct HvCallPci_BridgeInfo *Info);
56 LIST_HEAD(iSeries_Global_Device_List);
58 static int DeviceCount;
60 /* Counters and control flags. */
61 static long Pci_Io_Read_Count;
62 static long Pci_Io_Write_Count;
64 static long Pci_Cfg_Read_Count;
65 static long Pci_Cfg_Write_Count;
67 static long Pci_Error_Count;
69 static int Pci_Retry_Max = 3; /* Only retry 3 times */
70 static int Pci_Error_Flag = 1; /* Set Retry Error on. */
72 static struct pci_ops iSeries_pci_ops;
76 * Each Entry size is 4 MB * 1024 Entries = 4GB I/O address space.
78 #define IOMM_TABLE_MAX_ENTRIES 1024
79 #define IOMM_TABLE_ENTRY_SIZE 0x0000000000400000UL
80 #define BASE_IO_MEMORY 0xE000000000000000UL
82 static unsigned long max_io_memory = 0xE000000000000000UL;
83 static long current_iomm_table_entry;
88 static struct iSeries_Device_Node **iomm_table;
89 static u8 *iobar_table;
92 * Static and Global variables
94 static char *pci_io_text = "iSeries PCI I/O";
95 static DEFINE_SPINLOCK(iomm_table_lock);
98 * iomm_table_initialize
100 * Allocates and initalizes the Address Translation Table and Bar
101 * Tables to get them ready for use. Must be called before any
102 * I/O space is handed out to the device BARs.
104 static void iomm_table_initialize(void)
106 spin_lock(&iomm_table_lock);
107 iomm_table = kmalloc(sizeof(*iomm_table) * IOMM_TABLE_MAX_ENTRIES,
109 iobar_table = kmalloc(sizeof(*iobar_table) * IOMM_TABLE_MAX_ENTRIES,
111 spin_unlock(&iomm_table_lock);
112 if ((iomm_table == NULL) || (iobar_table == NULL))
113 panic("PCI: I/O tables allocation failed.\n");
117 * iomm_table_allocate_entry
119 * Adds pci_dev entry in address translation table
121 * - Allocates the number of entries required in table base on BAR
123 * - Allocates starting at BASE_IO_MEMORY and increases.
124 * - The size is round up to be a multiple of entry size.
125 * - CurrentIndex is incremented to keep track of the last entry.
126 * - Builds the resource entry for allocated BARs.
128 static void iomm_table_allocate_entry(struct pci_dev *dev, int bar_num)
130 struct resource *bar_res = &dev->resource[bar_num];
131 long bar_size = pci_resource_len(dev, bar_num);
134 * No space to allocate, quick exit, skip Allocation.
139 * Set Resource values.
141 spin_lock(&iomm_table_lock);
142 bar_res->name = pci_io_text;
144 IOMM_TABLE_ENTRY_SIZE * current_iomm_table_entry;
145 bar_res->start += BASE_IO_MEMORY;
146 bar_res->end = bar_res->start + bar_size - 1;
148 * Allocate the number of table entries needed for BAR.
150 while (bar_size > 0 ) {
151 iomm_table[current_iomm_table_entry] = dev->sysdata;
152 iobar_table[current_iomm_table_entry] = bar_num;
153 bar_size -= IOMM_TABLE_ENTRY_SIZE;
154 ++current_iomm_table_entry;
156 max_io_memory = BASE_IO_MEMORY +
157 (IOMM_TABLE_ENTRY_SIZE * current_iomm_table_entry);
158 spin_unlock(&iomm_table_lock);
162 * allocate_device_bars
164 * - Allocates ALL pci_dev BAR's and updates the resources with the
165 * BAR value. BARS with zero length will have the resources
166 * The HvCallPci_getBarParms is used to get the size of the BAR
167 * space. It calls iomm_table_allocate_entry to allocate
169 * - Loops through The Bar resources(0 - 5) including the ROM
172 static void allocate_device_bars(struct pci_dev *dev)
174 struct resource *bar_res;
177 for (bar_num = 0; bar_num <= PCI_ROM_RESOURCE; ++bar_num) {
178 bar_res = &dev->resource[bar_num];
179 iomm_table_allocate_entry(dev, bar_num);
184 * Log error information to system console.
185 * Filter out the device not there errors.
186 * PCI: EADs Connect Failed 0x18.58.10 Rc: 0x00xx
187 * PCI: Read Vendor Failed 0x18.58.10 Rc: 0x00xx
188 * PCI: Connect Bus Unit Failed 0x18.58.10 Rc: 0x00xx
190 static void pci_Log_Error(char *Error_Text, int Bus, int SubBus,
191 int AgentId, int HvRc)
195 printk(KERN_ERR "PCI: %s Failed: 0x%02X.%02X.%02X Rc: 0x%04X",
196 Error_Text, Bus, SubBus, AgentId, HvRc);
200 * build_device_node(u16 Bus, int SubBus, u8 DevFn)
202 static struct iSeries_Device_Node *build_device_node(HvBusNumber Bus,
203 HvSubBusNumber SubBus, int AgentId, int Function)
205 struct iSeries_Device_Node *node;
207 PPCDBG(PPCDBG_BUSWALK,
208 "-build_device_node 0x%02X.%02X.%02X Function: %02X\n",
209 Bus, SubBus, AgentId, Function);
211 node = kmalloc(sizeof(struct iSeries_Device_Node), GFP_KERNEL);
215 memset(node, 0, sizeof(struct iSeries_Device_Node));
216 list_add_tail(&node->Device_List, &iSeries_Global_Device_List);
218 node->DsaAddr = ((u64)Bus << 48) + ((u64)SubBus << 40) + ((u64)0x10 << 32);
220 node->DsaAddr.DsaAddr = 0;
221 node->DsaAddr.Dsa.busNumber = Bus;
222 node->DsaAddr.Dsa.subBusNumber = SubBus;
223 node->DsaAddr.Dsa.deviceId = 0x10;
224 node->DevFn = PCI_DEVFN(ISERIES_ENCODE_DEVICE(AgentId), Function);
229 * unsigned long __init find_and_init_phbs(void)
232 * This function checks for all possible system PCI host bridges that connect
233 * PCI buses. The system hypervisor is queried as to the guest partition
234 * ownership status. A pci_controller is built for any bus which is partially
235 * owned or fully owned by this guest partition.
237 unsigned long __init find_and_init_phbs(void)
239 struct pci_controller *phb;
242 PPCDBG(PPCDBG_BUSWALK, "find_and_init_phbs Entry\n");
244 /* Check all possible buses. */
245 for (bus = 0; bus < 256; bus++) {
246 int ret = HvCallXm_testBus(bus);
248 printk("bus %d appears to exist\n", bus);
250 phb = (struct pci_controller *)kmalloc(sizeof(struct pci_controller), GFP_KERNEL);
253 pci_setup_pci_controller(phb);
255 phb->pci_mem_offset = phb->local_number = bus;
256 phb->first_busno = bus;
257 phb->last_busno = bus;
258 phb->ops = &iSeries_pci_ops;
260 PPCDBG(PPCDBG_BUSWALK, "PCI:Create iSeries pci_controller(%p), Bus: %04X\n",
263 /* Find and connect the devices. */
267 * Check for Unexpected Return code, a clue that something
270 else if (ret != 0x0301)
271 printk(KERN_ERR "Unexpected Return on Probe(0x%04X): 0x%04X",
278 * iSeries_pcibios_init
280 * Chance to initialize and structures or variable before PCI Bus walk.
282 void iSeries_pcibios_init(void)
284 PPCDBG(PPCDBG_BUSWALK, "iSeries_pcibios_init Entry.\n");
285 iomm_table_initialize();
286 find_and_init_phbs();
288 PPCDBG(PPCDBG_BUSWALK, "iSeries_pcibios_init Exit.\n");
292 * iSeries_pci_final_fixup(void)
294 void __init iSeries_pci_final_fixup(void)
296 struct pci_dev *pdev = NULL;
297 struct iSeries_Device_Node *node;
300 PPCDBG(PPCDBG_BUSWALK, "iSeries_pcibios_fixup Entry.\n");
302 /* Fix up at the device node and pci_dev relationship */
303 mf_display_src(0xC9000100);
305 printk("pcibios_final_fixup\n");
306 for_each_pci_dev(pdev) {
307 node = find_Device_Node(pdev->bus->number, pdev->devfn);
308 printk("pci dev %p (%x.%x), node %p\n", pdev,
309 pdev->bus->number, pdev->devfn, node);
313 pdev->sysdata = (void *)node;
315 PPCDBG(PPCDBG_BUSWALK,
316 "pdev 0x%p <==> DevNode 0x%p\n",
318 allocate_device_bars(pdev);
319 iSeries_Device_Information(pdev, DeviceCount);
320 iommu_devnode_init_iSeries(node);
322 printk("PCI: Device Tree not found for 0x%016lX\n",
323 (unsigned long)pdev);
324 pdev->irq = node->Irq;
326 iSeries_activate_IRQs();
327 mf_display_src(0xC9000200);
330 void pcibios_fixup_bus(struct pci_bus *PciBus)
332 PPCDBG(PPCDBG_BUSWALK, "iSeries_pcibios_fixup_bus(0x%04X) Entry.\n",
336 void pcibios_fixup_resources(struct pci_dev *pdev)
338 PPCDBG(PPCDBG_BUSWALK, "fixup_resources pdev %p\n", pdev);
342 * Loop through each node function to find usable EADs bridges.
344 static void scan_PHB_slots(struct pci_controller *Phb)
346 struct HvCallPci_DeviceInfo *DevInfo;
347 HvBusNumber bus = Phb->local_number; /* System Bus */
348 const HvSubBusNumber SubBus = 0; /* EADs is always 0. */
351 const int MaxAgents = 8;
353 DevInfo = (struct HvCallPci_DeviceInfo*)
354 kmalloc(sizeof(struct HvCallPci_DeviceInfo), GFP_KERNEL);
359 * Probe for EADs Bridges
361 for (IdSel = 1; IdSel < MaxAgents; ++IdSel) {
362 HvRc = HvCallPci_getDeviceInfo(bus, SubBus, IdSel,
363 ISERIES_HV_ADDR(DevInfo),
364 sizeof(struct HvCallPci_DeviceInfo));
366 if (DevInfo->deviceType == HvCallPci_NodeDevice)
367 scan_EADS_bridge(bus, SubBus, IdSel);
369 printk("PCI: Invalid System Configuration(0x%02X)"
370 " for bus 0x%02x id 0x%02x.\n",
371 DevInfo->deviceType, bus, IdSel);
374 pci_Log_Error("getDeviceInfo", bus, SubBus, IdSel, HvRc);
379 static void scan_EADS_bridge(HvBusNumber bus, HvSubBusNumber SubBus,
382 struct HvCallPci_BridgeInfo *BridgeInfo;
387 BridgeInfo = (struct HvCallPci_BridgeInfo *)
388 kmalloc(sizeof(struct HvCallPci_BridgeInfo), GFP_KERNEL);
389 if (BridgeInfo == NULL)
392 /* Note: hvSubBus and irq is always be 0 at this level! */
393 for (Function = 0; Function < 8; ++Function) {
394 AgentId = ISERIES_PCI_AGENTID(IdSel, Function);
395 HvRc = HvCallXm_connectBusUnit(bus, SubBus, AgentId, 0);
397 printk("found device at bus %d idsel %d func %d (AgentId %x)\n",
398 bus, IdSel, Function, AgentId);
399 /* Connect EADs: 0x18.00.12 = 0x00 */
400 PPCDBG(PPCDBG_BUSWALK,
401 "PCI:Connect EADs: 0x%02X.%02X.%02X\n",
402 bus, SubBus, AgentId);
403 HvRc = HvCallPci_getBusUnitInfo(bus, SubBus, AgentId,
404 ISERIES_HV_ADDR(BridgeInfo),
405 sizeof(struct HvCallPci_BridgeInfo));
407 printk("bridge info: type %x subbus %x maxAgents %x maxsubbus %x logslot %x\n",
408 BridgeInfo->busUnitInfo.deviceType,
409 BridgeInfo->subBusNumber,
410 BridgeInfo->maxAgents,
411 BridgeInfo->maxSubBusNumber,
412 BridgeInfo->logicalSlotNumber);
413 PPCDBG(PPCDBG_BUSWALK,
414 "PCI: BridgeInfo, Type:0x%02X, SubBus:0x%02X, MaxAgents:0x%02X, MaxSubBus: 0x%02X, LSlot: 0x%02X\n",
415 BridgeInfo->busUnitInfo.deviceType,
416 BridgeInfo->subBusNumber,
417 BridgeInfo->maxAgents,
418 BridgeInfo->maxSubBusNumber,
419 BridgeInfo->logicalSlotNumber);
421 if (BridgeInfo->busUnitInfo.deviceType ==
422 HvCallPci_BridgeDevice) {
423 /* Scan_Bridge_Slot...: 0x18.00.12 */
424 scan_bridge_slot(bus, BridgeInfo);
426 printk("PCI: Invalid Bridge Configuration(0x%02X)",
427 BridgeInfo->busUnitInfo.deviceType);
429 } else if (HvRc != 0x000B)
430 pci_Log_Error("EADs Connect",
431 bus, SubBus, AgentId, HvRc);
437 * This assumes that the node slot is always on the primary bus!
439 static int scan_bridge_slot(HvBusNumber Bus,
440 struct HvCallPci_BridgeInfo *BridgeInfo)
442 struct iSeries_Device_Node *node;
443 HvSubBusNumber SubBus = BridgeInfo->subBusNumber;
447 int IdSel = ISERIES_GET_DEVICE_FROM_SUBBUS(SubBus);
448 int Function = ISERIES_GET_FUNCTION_FROM_SUBBUS(SubBus);
449 HvAgentId EADsIdSel = ISERIES_PCI_AGENTID(IdSel, Function);
451 /* iSeries_allocate_IRQ.: 0x18.00.12(0xA3) */
452 Irq = iSeries_allocate_IRQ(Bus, 0, EADsIdSel);
453 PPCDBG(PPCDBG_BUSWALK,
454 "PCI:- allocate and assign IRQ 0x%02X.%02X.%02X = 0x%02X\n",
455 Bus, 0, EADsIdSel, Irq);
458 * Connect all functions of any device found.
460 for (IdSel = 1; IdSel <= BridgeInfo->maxAgents; ++IdSel) {
461 for (Function = 0; Function < 8; ++Function) {
462 HvAgentId AgentId = ISERIES_PCI_AGENTID(IdSel, Function);
463 HvRc = HvCallXm_connectBusUnit(Bus, SubBus,
466 pci_Log_Error("Connect Bus Unit",
467 Bus, SubBus, AgentId, HvRc);
471 HvRc = HvCallPci_configLoad16(Bus, SubBus, AgentId,
472 PCI_VENDOR_ID, &VendorId);
474 pci_Log_Error("Read Vendor",
475 Bus, SubBus, AgentId, HvRc);
478 printk("read vendor ID: %x\n", VendorId);
480 /* FoundDevice: 0x18.28.10 = 0x12AE */
481 PPCDBG(PPCDBG_BUSWALK,
482 "PCI:- FoundDevice: 0x%02X.%02X.%02X = 0x%04X, irq %d\n",
483 Bus, SubBus, AgentId, VendorId, Irq);
484 HvRc = HvCallPci_configStore8(Bus, SubBus, AgentId,
485 PCI_INTERRUPT_LINE, Irq);
487 pci_Log_Error("PciCfgStore Irq Failed!",
488 Bus, SubBus, AgentId, HvRc);
491 node = build_device_node(Bus, SubBus, EADsIdSel, Function);
493 node->LogicalSlot = BridgeInfo->logicalSlotNumber;
495 } /* for (Function = 0; Function < 8; ++Function) */
496 } /* for (IdSel = 1; IdSel <= MaxAgents; ++IdSel) */
501 * I/0 Memory copy MUST use mmio commands on iSeries
502 * To do; For performance, include the hv call directly
504 void iSeries_memset_io(volatile void __iomem *dest, char c, size_t Count)
507 long NumberOfBytes = Count;
509 while (NumberOfBytes > 0) {
510 iSeries_Write_Byte(ByteValue, dest++);
514 EXPORT_SYMBOL(iSeries_memset_io);
516 void iSeries_memcpy_toio(volatile void __iomem *dest, void *source, size_t count)
519 long NumberOfBytes = count;
521 while (NumberOfBytes > 0) {
522 iSeries_Write_Byte(*src++, dest++);
526 EXPORT_SYMBOL(iSeries_memcpy_toio);
528 void iSeries_memcpy_fromio(void *dest, const volatile void __iomem *src, size_t count)
531 long NumberOfBytes = count;
533 while (NumberOfBytes > 0) {
534 *dst++ = iSeries_Read_Byte(src++);
538 EXPORT_SYMBOL(iSeries_memcpy_fromio);
541 * Look down the chain to find the matching Device Device
543 static struct iSeries_Device_Node *find_Device_Node(int bus, int devfn)
545 struct list_head *pos;
547 list_for_each(pos, &iSeries_Global_Device_List) {
548 struct iSeries_Device_Node *node =
549 list_entry(pos, struct iSeries_Device_Node, Device_List);
551 if ((bus == ISERIES_BUS(node)) && (devfn == node->DevFn))
559 * Returns the device node for the passed pci_dev
560 * Sanity Check Node PciDev to passed pci_dev
561 * If none is found, returns a NULL which the client must handle.
563 static struct iSeries_Device_Node *get_Device_Node(struct pci_dev *pdev)
565 struct iSeries_Device_Node *node;
567 node = pdev->sysdata;
568 if (node == NULL || node->PciDev != pdev)
569 node = find_Device_Node(pdev->bus->number, pdev->devfn);
575 * Config space read and write functions.
576 * For now at least, we look for the device node for the bus and devfn
577 * that we are asked to access. It may be possible to translate the devfn
578 * to a subbus and deviceid more directly.
580 static u64 hv_cfg_read_func[4] = {
581 HvCallPciConfigLoad8, HvCallPciConfigLoad16,
582 HvCallPciConfigLoad32, HvCallPciConfigLoad32
585 static u64 hv_cfg_write_func[4] = {
586 HvCallPciConfigStore8, HvCallPciConfigStore16,
587 HvCallPciConfigStore32, HvCallPciConfigStore32
591 * Read PCI config space
593 static int iSeries_pci_read_config(struct pci_bus *bus, unsigned int devfn,
594 int offset, int size, u32 *val)
596 struct iSeries_Device_Node *node = find_Device_Node(bus->number, devfn);
598 struct HvCallPci_LoadReturn ret;
601 return PCIBIOS_DEVICE_NOT_FOUND;
604 return PCIBIOS_BAD_REGISTER_NUMBER;
607 fn = hv_cfg_read_func[(size - 1) & 3];
608 HvCall3Ret16(fn, &ret, node->DsaAddr.DsaAddr, offset, 0);
612 return PCIBIOS_DEVICE_NOT_FOUND; /* or something */
620 * Write PCI config space
623 static int iSeries_pci_write_config(struct pci_bus *bus, unsigned int devfn,
624 int offset, int size, u32 val)
626 struct iSeries_Device_Node *node = find_Device_Node(bus->number, devfn);
631 return PCIBIOS_DEVICE_NOT_FOUND;
633 return PCIBIOS_BAD_REGISTER_NUMBER;
635 fn = hv_cfg_write_func[(size - 1) & 3];
636 ret = HvCall4(fn, node->DsaAddr.DsaAddr, offset, val, 0);
639 return PCIBIOS_DEVICE_NOT_FOUND;
644 static struct pci_ops iSeries_pci_ops = {
645 .read = iSeries_pci_read_config,
646 .write = iSeries_pci_write_config
651 * -> On Failure, print and log information.
652 * Increment Retry Count, if exceeds max, panic partition.
654 * PCI: Device 23.90 ReadL I/O Error( 0): 0x1234
655 * PCI: Device 23.90 ReadL Retry( 1)
656 * PCI: Device 23.90 ReadL Retry Successful(1)
658 static int CheckReturnCode(char *TextHdr, struct iSeries_Device_Node *DevNode,
664 printk("PCI: %s: Device 0x%04X:%02X I/O Error(%2d): 0x%04X\n",
665 TextHdr, DevNode->DsaAddr.Dsa.busNumber, DevNode->DevFn,
668 * Bump the retry and check for retry count exceeded.
669 * If, Exceeded, panic the system.
671 if (((*retry) > Pci_Retry_Max) &&
672 (Pci_Error_Flag > 0)) {
673 mf_display_src(0xB6000103);
675 panic("PCI: Hardware I/O Error, SRC B6000103, "
676 "Automatic Reboot Disabled.\n");
678 return -1; /* Retry Try */
684 * Translate the I/O Address into a device node, bar, and bar offset.
685 * Note: Make sure the passed variable end up on the stack to avoid
686 * the exposure of being device global.
688 static inline struct iSeries_Device_Node *xlate_iomm_address(
689 const volatile void __iomem *IoAddress,
690 u64 *dsaptr, u64 *BarOffsetPtr)
692 unsigned long OrigIoAddr;
693 unsigned long BaseIoAddr;
694 unsigned long TableIndex;
695 struct iSeries_Device_Node *DevNode;
697 OrigIoAddr = (unsigned long __force)IoAddress;
698 if ((OrigIoAddr < BASE_IO_MEMORY) || (OrigIoAddr >= max_io_memory))
700 BaseIoAddr = OrigIoAddr - BASE_IO_MEMORY;
701 TableIndex = BaseIoAddr / IOMM_TABLE_ENTRY_SIZE;
702 DevNode = iomm_table[TableIndex];
704 if (DevNode != NULL) {
705 int barnum = iobar_table[TableIndex];
706 *dsaptr = DevNode->DsaAddr.DsaAddr | (barnum << 24);
707 *BarOffsetPtr = BaseIoAddr % IOMM_TABLE_ENTRY_SIZE;
709 panic("PCI: Invalid PCI IoAddress detected!\n");
714 * Read MM I/O Instructions for the iSeries
715 * On MM I/O error, all ones are returned and iSeries_pci_IoError is cal
716 * else, data is returned in big Endian format.
718 * iSeries_Read_Byte = Read Byte ( 8 bit)
719 * iSeries_Read_Word = Read Word (16 bit)
720 * iSeries_Read_Long = Read Long (32 bit)
722 u8 iSeries_Read_Byte(const volatile void __iomem *IoAddress)
727 struct HvCallPci_LoadReturn ret;
728 struct iSeries_Device_Node *DevNode =
729 xlate_iomm_address(IoAddress, &dsa, &BarOffset);
731 if (DevNode == NULL) {
732 static unsigned long last_jiffies;
733 static int num_printed;
735 if ((jiffies - last_jiffies) > 60 * HZ) {
736 last_jiffies = jiffies;
739 if (num_printed++ < 10)
740 printk(KERN_ERR "iSeries_Read_Byte: invalid access at IO address %p\n", IoAddress);
745 HvCall3Ret16(HvCallPciBarLoad8, &ret, dsa, BarOffset, 0);
746 } while (CheckReturnCode("RDB", DevNode, &retry, ret.rc) != 0);
748 return (u8)ret.value;
750 EXPORT_SYMBOL(iSeries_Read_Byte);
752 u16 iSeries_Read_Word(const volatile void __iomem *IoAddress)
757 struct HvCallPci_LoadReturn ret;
758 struct iSeries_Device_Node *DevNode =
759 xlate_iomm_address(IoAddress, &dsa, &BarOffset);
761 if (DevNode == NULL) {
762 static unsigned long last_jiffies;
763 static int num_printed;
765 if ((jiffies - last_jiffies) > 60 * HZ) {
766 last_jiffies = jiffies;
769 if (num_printed++ < 10)
770 printk(KERN_ERR "iSeries_Read_Word: invalid access at IO address %p\n", IoAddress);
775 HvCall3Ret16(HvCallPciBarLoad16, &ret, dsa,
777 } while (CheckReturnCode("RDW", DevNode, &retry, ret.rc) != 0);
779 return swab16((u16)ret.value);
781 EXPORT_SYMBOL(iSeries_Read_Word);
783 u32 iSeries_Read_Long(const volatile void __iomem *IoAddress)
788 struct HvCallPci_LoadReturn ret;
789 struct iSeries_Device_Node *DevNode =
790 xlate_iomm_address(IoAddress, &dsa, &BarOffset);
792 if (DevNode == NULL) {
793 static unsigned long last_jiffies;
794 static int num_printed;
796 if ((jiffies - last_jiffies) > 60 * HZ) {
797 last_jiffies = jiffies;
800 if (num_printed++ < 10)
801 printk(KERN_ERR "iSeries_Read_Long: invalid access at IO address %p\n", IoAddress);
806 HvCall3Ret16(HvCallPciBarLoad32, &ret, dsa,
808 } while (CheckReturnCode("RDL", DevNode, &retry, ret.rc) != 0);
810 return swab32((u32)ret.value);
812 EXPORT_SYMBOL(iSeries_Read_Long);
815 * Write MM I/O Instructions for the iSeries
817 * iSeries_Write_Byte = Write Byte (8 bit)
818 * iSeries_Write_Word = Write Word(16 bit)
819 * iSeries_Write_Long = Write Long(32 bit)
821 void iSeries_Write_Byte(u8 data, volatile void __iomem *IoAddress)
827 struct iSeries_Device_Node *DevNode =
828 xlate_iomm_address(IoAddress, &dsa, &BarOffset);
830 if (DevNode == NULL) {
831 static unsigned long last_jiffies;
832 static int num_printed;
834 if ((jiffies - last_jiffies) > 60 * HZ) {
835 last_jiffies = jiffies;
838 if (num_printed++ < 10)
839 printk(KERN_ERR "iSeries_Write_Byte: invalid access at IO address %p\n", IoAddress);
843 ++Pci_Io_Write_Count;
844 rc = HvCall4(HvCallPciBarStore8, dsa, BarOffset, data, 0);
845 } while (CheckReturnCode("WWB", DevNode, &retry, rc) != 0);
847 EXPORT_SYMBOL(iSeries_Write_Byte);
849 void iSeries_Write_Word(u16 data, volatile void __iomem *IoAddress)
855 struct iSeries_Device_Node *DevNode =
856 xlate_iomm_address(IoAddress, &dsa, &BarOffset);
858 if (DevNode == NULL) {
859 static unsigned long last_jiffies;
860 static int num_printed;
862 if ((jiffies - last_jiffies) > 60 * HZ) {
863 last_jiffies = jiffies;
866 if (num_printed++ < 10)
867 printk(KERN_ERR "iSeries_Write_Word: invalid access at IO address %p\n", IoAddress);
871 ++Pci_Io_Write_Count;
872 rc = HvCall4(HvCallPciBarStore16, dsa, BarOffset, swab16(data), 0);
873 } while (CheckReturnCode("WWW", DevNode, &retry, rc) != 0);
875 EXPORT_SYMBOL(iSeries_Write_Word);
877 void iSeries_Write_Long(u32 data, volatile void __iomem *IoAddress)
883 struct iSeries_Device_Node *DevNode =
884 xlate_iomm_address(IoAddress, &dsa, &BarOffset);
886 if (DevNode == NULL) {
887 static unsigned long last_jiffies;
888 static int num_printed;
890 if ((jiffies - last_jiffies) > 60 * HZ) {
891 last_jiffies = jiffies;
894 if (num_printed++ < 10)
895 printk(KERN_ERR "iSeries_Write_Long: invalid access at IO address %p\n", IoAddress);
899 ++Pci_Io_Write_Count;
900 rc = HvCall4(HvCallPciBarStore32, dsa, BarOffset, swab32(data), 0);
901 } while (CheckReturnCode("WWL", DevNode, &retry, rc) != 0);
903 EXPORT_SYMBOL(iSeries_Write_Long);